欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS843002AG-01LF 参数 Datasheet PDF下载

ICS843002AG-01LF图片预览
型号: ICS843002AG-01LF
PDF下载: 下载PDF文件 查看货源
内容描述: FEMTOCLOCKS ™ CRYSTAL - TO- 3.3V LVPECL频率合成器 [FEMTOCLOCKS? CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER]
分类和应用:
文件页数/大小: 16 页 / 237 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS843002AG-01LF的Datasheet PDF文件第2页浏览型号ICS843002AG-01LF的Datasheet PDF文件第3页浏览型号ICS843002AG-01LF的Datasheet PDF文件第4页浏览型号ICS843002AG-01LF的Datasheet PDF文件第5页浏览型号ICS843002AG-01LF的Datasheet PDF文件第6页浏览型号ICS843002AG-01LF的Datasheet PDF文件第7页浏览型号ICS843002AG-01LF的Datasheet PDF文件第8页浏览型号ICS843002AG-01LF的Datasheet PDF文件第9页  
Integrated
Circuit
Systems, Inc.
ICS843002-01
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-
3.3V LVPECL F
REQUENCY
S
YNTHESIZER
F
EATURES
• Two 3.3V LVPECL outputs
• Selectable crystal oscillator interface
or LVCMOS single-ended input
• Supports the following input frequencies:
156.25MHz, 125MHz and 62.5MHz
• VCO range: 560MHz - 680MHz
• RMS phase jitter @ 156.25MHz, using a 25MHz crystal
(1.875MHz-20MHz): 0.54ps (typical)
• Typical phase noise at 156.25MHz
Phase noise:
Offset
Noise Power
100Hz ............... -97.3 dBc/Hz
1KHz .............. -119.1 dBc/Hz
10KHz .............. -126.4 dBc/Hz
100KHz .............. -127.6 dBc/Hz
• Full 3.3V supply mode
• Lead-Free package fully RoHS compliant
• -30°C to 85°C ambient operating temperature
G
ENERAL
D
ESCRIPTION
The ICS843002-01 is a 2 output LVPECL
synthesizer optimized to generate Ethernet
HiPerClockS™
reference clock frequencies and is a member of
the HiPerClocks
TM
family of high performance
clock solutions from ICS. Using a 25MHz 18pF
parallel resonant crystal, the following frequencies can be
generated based on the 2 frequency select pins
(F_SEL[1:0]): 156.25MHz, 125MHz, and 62.5MHz. The
ICS843002-01 uses ICS’ 3
rd
generation low phase noise VCO
technology and can achieve 1ps or lower typical rms phase
jitter, easily meeting Ethernet jitter requirements. The
ICS843002-01 is packaged in a small 20-pin TSSOP package.
ICS
F
REQUENCY
S
ELECT
F
UNCTION
T
ABLE
Inputs
M Divider
F_SEL1 F_SEL0
Value
0
0
25
0
1
1
1
0
1
25
25
Not Used
N Divider
Value
4
5
10
Output Frequency
(25MHz Ref.)
156.25
125
62.5
Not Used
P
IN
A
SSIGNMENT
nc
V
CCO
Q0
nQ0
MR
nPLL_SEL
nc
V
CCA
F_SEL0
V
CC
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CCO
Q1
nQ1
V
EE
V
CC
nXTAL_SEL
TEST_CLK
XTAL_IN
XTAL_OUT
F_SEL1
B
LOCK
D
IAGRAM
F_SEL[1:0]
Pulldown
nPLL_SEL
Pulldown
2
F_SEL[1:0]
0 0 ÷4
0 1 ÷5
1 0 ÷10
1 1
not used
ICS843002-01
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm
package body
Q0
G Package
Top View
nQO
TEST_CLK
Pulldown
25MHz
1
1
Q1
nQ1
XTAL_IN
XTAL_OUT
OSC
0
Phase
Detector
VCO
625MHz
(w/25MHz
Reference)
0
nXTAL_SEL
Pulldown
M = 25 (fixed)
MR
Pulldown
843002AG-01
www.icst.com/products/hiperclocks.html
1
REV. B MAY 6, 2005