欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS85222AM 参数 Datasheet PDF下载

ICS85222AM图片预览
型号: ICS85222AM
PDF下载: 下载PDF文件 查看货源
内容描述: 双LVCMOS / LVTTL -TO差LVHSTL译者 [DUAL LVCMOS / LVTTL-TO DIFFERENTIAL LVHSTL TRANSLATOR]
分类和应用: 接口集成电路光电二极管
文件页数/大小: 12 页 / 165 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS85222AM的Datasheet PDF文件第2页浏览型号ICS85222AM的Datasheet PDF文件第3页浏览型号ICS85222AM的Datasheet PDF文件第4页浏览型号ICS85222AM的Datasheet PDF文件第5页浏览型号ICS85222AM的Datasheet PDF文件第6页浏览型号ICS85222AM的Datasheet PDF文件第7页浏览型号ICS85222AM的Datasheet PDF文件第8页浏览型号ICS85222AM的Datasheet PDF文件第9页  
Integrated
Circuit
Systems, Inc.
ICS85222
D
UAL
LVCMOS / LVTTL-
TO
-
D
IFFERENTIAL
LVHSTL T
RANSLATOR
F
EATURES
2 differential LVHSTL outputs
Selectable CLK0, CLK1 LVCMOS clock inputs
CLK0 and CLK1 can accept the following input levels:
LVCMOS or LVTTL
Maximum output frequency: 350MHz
Part-to-part skew: 350ps (maximum)
Propagation delay: 1.3ns (maximum)
V
OH
: 1.2V (maximum)
3.3V and 2.5V operating supply
0°C to 70°C ambient operating temperature
Industrial temperature information available upon request
Lead-Free package fully RoHS compliant
G
ENERAL
D
ESCRIPTION
The ICS85222 is a Dual LVCMOS / LVTTL-to-
Differential LVHSTL Translator and a member of
HiPerClockS™
the HiPerClocks™ family of High Performance
Clock Solutions from ICS. The ICS85222 has two
single ended clock inputs. The single ended clock
input accepts LVCMOS or LVTTL input levels and translates
them to LVHSTL levels. The small outline 8-pin SOIC pack-
age makes this device ideal for applications where space,
high performance and low power are important. For optimum
performance, both output pairs need to be terminated, even if
one output pair is unused.
ICS
B
LOCK
D
IAGRAM
CLK0
Q0
nQ0
Q1
nQ1
P
IN
A
SSIGNMENT
Q0
nQ0
Q1
nQ1
1
2
3
4
8
7
6
5
V
DD
CLK0
CLK1
GND
CLK1
ICS85222
8-Lead SOIC
3.90mm x 4.92mm x 1.37mm body package
M Package
Top View
85222AM
www.icst.com/products/hiperclocks.html
1
REV. B MARCH 31, 2005