欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS853031AYLFT 参数 Datasheet PDF下载

ICS853031AYLFT图片预览
型号: ICS853031AYLFT
PDF下载: 下载PDF文件 查看货源
内容描述: 低偏移, 1到9差分至2.5V / 3.3V LVPECL / ECL扇出缓冲器 [LOW SKEW, 1-TO-9 DIFFERENTIAL-TO-2.5V/3.3V LVPECL/ECL FANOUT BUFFER]
分类和应用: 逻辑集成电路驱动
文件页数/大小: 19 页 / 241 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS853031AYLFT的Datasheet PDF文件第2页浏览型号ICS853031AYLFT的Datasheet PDF文件第3页浏览型号ICS853031AYLFT的Datasheet PDF文件第4页浏览型号ICS853031AYLFT的Datasheet PDF文件第5页浏览型号ICS853031AYLFT的Datasheet PDF文件第6页浏览型号ICS853031AYLFT的Datasheet PDF文件第7页浏览型号ICS853031AYLFT的Datasheet PDF文件第8页浏览型号ICS853031AYLFT的Datasheet PDF文件第9页  
Integrated
Circuit
Systems, Inc.
ICS853031
L
OW
S
KEW
, 1-
TO
-9
D
IFFERENTIAL
-
TO
-2.5V/3.3V LVPECL/ECL F
ANOUT
B
UFFER
F
EATURES
9 differential 2.5V/3.3V LVPECL/ECL outputs
Selectable differential CLK, nCLK or LVPECL clock inputs
CLK, nCLK pair can accept the following differential
input levels: LVPECL, LVDS, LVHSTL, HCSL, SSTL,
PCLK, nPCLK supports the following input types:
LVPECL, LVDS, CML, SSTL
Output frequency: 1.6GHz (typical)
Translates any single ended input signal (LVCMOS, LVTTL,
GTL) to 3.3V LVPECL levels with resistor bias on nCLK or
nPCLK inputs
Output skew: 20ps (typical)
Part-to-part skew: 75ps (typical)
Propagation delay: 875ps (typical)
LVPECL mode operating voltage supply range:
V
CC
= 2.375V to 3.465V, V
EE
= 0V
ECL mode operating voltage supply range:
V
CC
= 0V, V
EE
= -2.375V to -3.465V
-40°C to 85°C ambient operating temperature
Lead-Free package available
Pin compatible with ICS8531-01
G
ENERAL
D
ESCRIPTION
The ICS853031 is a low skew, high performance
1-to-9 Differential-to-2.5V/3.3V LVPECL/ECL
HiPerClockS™
Fanout Buffer and a member of the HiPerClockS™
family of High Performance Clock Solutions from
ICS. The ICS853031 has two selectable clock in-
puts. The CLK, nCLK pair can accept most standard differential
input levels. The PCLK, nPCLK pair can accept LVPECL, LVDS,
CML, or SSTL input levels. The clock enable is internally syn-
chronized to eliminate runt pulses on the outputs during asyn-
chronous assertion/deassertion of the clock enable pin.
ICS
Guaranteed output skew and part-to-part skew characteristics
make the ICS853031 ideal for high performance workstation
and server applications.
B
LOCK
D
IAGRAM
CLK_EN
P
IN
A
SSIGNMENT
V
CCO
V
CCO
nQ0
nQ1
nQ2
Q0
Q1
Q2
D
Q
LE
32 31 30 29 28 27 26 25
Q0
nQ0
Q1
nQ1
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
Q6
nQ6
Q7
nQ7
Q8
nQ8
V
CC
CLK
nCLK
CLK_SEL
PCLK
nPCLK
V
EE
CLK_EN
1
2
3
4
5
6
7
8
9 10 11 12 13 14 15 16
Vcco
nQ8
Q8
nQ7
Q7
nQ6
Q6
Vcco
CLK
nCLK
PCLK
nPCLK
0
1
24
23
22
21
20
19
18
17
V
CCO
Q3
nQ3
Q4
nQ4
Q5
nQ5
V
CCO
CLK_SEL
ICS853031
32-Lead LQFP
7mm x 7mm x 1.4mm package body
Y package
Top View
853031AY
www.icst.com/products/hiperclocks.html
1
REV. B SEPTEMBER 16, 2004