欢迎访问ic37.com |
会员登录 免费注册
发布采购

ICS9147F-03 参数 Datasheet PDF下载

ICS9147F-03图片预览
型号: ICS9147F-03
PDF下载: 下载PDF文件 查看货源
内容描述: 频率发生器和缓冲器集成了686系列的CPU [Frequency Generator & Integrated Buffers for 686 Series CPUs]
分类和应用:
文件页数/大小: 8 页 / 367 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号ICS9147F-03的Datasheet PDF文件第2页浏览型号ICS9147F-03的Datasheet PDF文件第3页浏览型号ICS9147F-03的Datasheet PDF文件第4页浏览型号ICS9147F-03的Datasheet PDF文件第5页浏览型号ICS9147F-03的Datasheet PDF文件第6页浏览型号ICS9147F-03的Datasheet PDF文件第7页浏览型号ICS9147F-03的Datasheet PDF文件第8页  
Integrated
Circuit
Systems, Inc.
ICS9147-03
Frequency Generator & Integrated Buffers for 686 Series CPUs
General Description
The
ICS9147-03
generates all clocks required for high
speed RISC or CISC microprocessor systems such as Intel
PentiumPro, AMD or Cyrix processors. Four bidirectional I/O
pins (FS0, FS1, FS2, BSEL) are latched at power-on to the
functionality table. The Six BUS clocks can be selected as
either synchronous at 1/2 CPU speed or asynchronous at
32MHz selected by BSEL latched input.The inputs provide
for tristate and test mode conditions to aid in system level
testing.These multiplying factors can be customized for
specific applications. Glitch-free stop clock controls
provided for SDRAM(5:8) and SDRAM (9:12) banks
(STP2#, STP3#).
High drive BUS and SDRAM outputs typically provide
greater than 1 V/ns slew rate into 30 pF loads. CPU outputs
typically provide better than 1V/ns slew rate into 20pF
loads while maintaining 50±5% duty cycle. The REF clock
outputs typically provide better than 0.5V/ns slew rates.
Seperate buffer supply pin VDDL allows for nominal 3.3V
voltage or reduced voltage swing (from 2.9 to 2.5V) for
CPUL (1:2) and IOAPIC outputs.
Features
Total of 15 CPU speed clocks:
- Two copies of CPU clock with VDDL (2.5 to 3.3V)
- Twelve (12) SDRAM (3.3v) plus one
CPUH/AGP (3.3V) clocks
Six copies of BUS clocks (synchronous with CPU clock/2
or asynchronous 32 MHz)
250ps output skew window for CPU andSDRAM clocks
and 500ps window BUS clocks. CPU clocks to BUS clocks
skew 1-4ns (CPU early)
Two copies of Ref. clock @14.31818 MHz (One driven by
VDDL as IOAPIC)
One 48 MHz (3.3 V TTL) for USB support and single 24
MHz.
Separate VDDL for CPUL (1:2) clock buffers and IOAPIC to
allow 2.5V output (or Std. Vdd)
3.0V – 3.7V supply range w/2.5V compatible outputs
48-pin SSOP package
Block Diagram
Pin Configuration
48-Pin SSOP
Pentium is a trademark of Intel Corporation
9147-03 Rev A 04/25/01
ICS reserves the right to make changes in the device data identified in this
publication without further notice. ICS advises its customers to obtain the latest
version of all device data to verify that any information being relied upon by the
customer is current and accurate.