欢迎访问ic37.com |
会员登录 免费注册
发布采购

MK3754S 参数 Datasheet PDF下载

MK3754S图片预览
型号: MK3754S
PDF下载: 下载PDF文件 查看货源
内容描述: 低成本54 MHz的3.3伏VCXO [Low Cost 54 MHz 3.3 Volt VCXO]
分类和应用: 晶体外围集成电路石英晶振压控振荡器光电二极管时钟
文件页数/大小: 4 页 / 63 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号MK3754S的Datasheet PDF文件第1页浏览型号MK3754S的Datasheet PDF文件第2页浏览型号MK3754S的Datasheet PDF文件第4页  
I C R O
C
LOC K
Electrical Specifications
Parameter
Supply voltage, VDD
Inputs and Clock Outputs
Ambient Operating Temperature
Soldering Temperature
Storage temperature
Operating Voltage, VDD
Output High Voltage, VOH
Output Low Voltage, VOL
Output High Voltage, VOH, CMOS level
Operating Supply Current, IDD
Short Circuit Current
VIN, VCXO control voltage
Input Crystal Frequency
Output Clock Rise Time
Output Clock Fall Time
Output Clock Duty Cycle
Maximum Absolute Jitter, short term
54 MHz output pullability, note 2
Notes:
Conditions
MK3754
Low Cost 54 MHz 3.3 Volt VCXO
Minimum
Typical
Maximum
7
VDD+0.5
70
260
150
3.45
0.4
Units
V
V
°C
°C
°C
V
V
V
V
mA
mA
V
MHz
ns
ns
%
ps
ppm
ABSOLUTE MAXIMUM RATINGS (note 1)
Referenced to GND
Referenced to GND
Max of 10 seconds
-65
3.15
2.4
VDD-0.4
9
±50
0
13.50000
0.8 to 2.0V
2.0 to 0.8V
At 1.4V
0V
VIN
3.3 V
1.5
1.5
60
3.3
-0.5
0
DC CHARACTERISTICS (VDD = 3.3 V unless noted)
IOH=-12mA
IOL=12mA
IOH=-4mA
No Load
AC CHARACTERISTICS (VDD = 3.3 V unless noted)
40
±100
50
100
1. Stresses beyond those listed under Absolute Maximum Ratings could cause permanent damage to the device. Prolonged
exposure to levels above the operating limits but below the Absolute Maximums may affect device reliability.
2. With an ICS approved pullable crystal. The A version has a typical range of ±180 ppm.
External Components
The MK3754 requires a minimum number of external components for proper operation. A decoupling
capacitor of 0.01µF should be connected between VDD and GND on pins 2 and 4, as close to the
MK3754 as possible. A series termination resistor of 33
may be used for the clock output. The input
crystal must be connected as close to the chip as possible. The input crystal should be a parallel mode,
pullable, AT cut, 13.5 MHz, with 14 pF load capacitance. Consult ICS for recommended suppliers.
IMPORTANT - read application note MAN05 before laying out the PCB.
3
Revision 060100
Printed 11/16/00
Integrated Circuit Systems, Inc. • 525 Race Street • San Jose •CA•95126• (408) 295-9800 tel • www.icst.com
MDS 3754 D