欢迎访问ic37.com |
会员登录 免费注册
发布采购

V386GLF 参数 Datasheet PDF下载

V386GLF图片预览
型号: V386GLF
PDF下载: 下载PDF文件 查看货源
内容描述: 8位LVDS接收器视频 [8-BIT LVDS RECEIVER FOR VIDEO]
分类和应用: 接口集成电路光电二极管
文件页数/大小: 10 页 / 244 K
品牌: ICS [ INTEGRATED CIRCUIT SYSTEMS ]
 浏览型号V386GLF的Datasheet PDF文件第2页浏览型号V386GLF的Datasheet PDF文件第3页浏览型号V386GLF的Datasheet PDF文件第4页浏览型号V386GLF的Datasheet PDF文件第5页浏览型号V386GLF的Datasheet PDF文件第6页浏览型号V386GLF的Datasheet PDF文件第7页浏览型号V386GLF的Datasheet PDF文件第8页浏览型号V386GLF的Datasheet PDF文件第9页  
V386
8-B
IT
LVDS R
ECEIVER FOR
V
IDEO
General Description
The V386 is an ideal LVDS receiver that converts 4-pair
LVDS data streams into parallel 28 bits of CMOS/TTL
data with bandwidth up to 2.38 Gbps throughput or
297.5 Mbytes per second.
This chip is an ideal means to solve EMI and cable size
problems associated with wide, high-speed TTL
interfaces through very low-swing LVDS signals.
ICS manufactures a large variety of video application
devices. Consult ICS for all of your video application
requirements.
Features
Pin and function compatible with the National
DS90CF386, THine THC63LVDF84, TI
SN65LVDS94
Converts 4-pair LVDS data streams into parallel 28
bits of CMOS/TTL data
Pin Assignments
RxOUT22
RxOUT23
RxOUT24
GND
RxOUT25
RxOUT26
RxOUT27
LVDS_GND
RxIN0-
RxIN0+
RxIN1-
RxIN1+
LVDS_VCC
LVDS_GND
RxIN2-
RxIN2+
RxCLKIN-
RxCLKIN+
RxIN3-
RxIN3+
LVDS_GND
PLL_GND
PLL_VCC
PLL_GND
PWRDWN
RxCLKOUT
RxOUT0
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
VCC
RxOUT21
RxOUT20
RxOUT19
GND
RxOUT18
RxOUT17
RxOUT16
VCC
RxOUT15
RxOUT14
RxOUT13
GND
RxOUT12
RxOUT11
RxOUT10
VCC
RxOUT9
RxOUT8
RxOUT7
GND
RxOUT6
RxOUT5
RxOUT4
RxOUT3
VCC
RxOUT2
RxOUT1
Fully spread spectrum compatible
Wide clock frequency range from 20 MHz to 85 MHz
Supports VGA, SVGA, XGA, and SXGA
LVDS voltage swing of 350 mV for low EMI
On-chip PLL requires no external components
Low-power CMOS design
Falling edge clock triggered outputs
Power-down control function
Compatible with TIA/EIA-644 LVDS standards
Packaged in a 56-pin TSSOP (Pb free available)
Block Diagram
RxIN0+
RxIN0-
RxIN1+
RxIN1-
RxIN2+
RxIN2-
RxIN3+
RxIN3-
RxCLKIN+
RxCLKIN-
PWRDWN
PLL
LVDS to TTL
De-serializer
8
8
8
RED
GREEN
BLUE
HSYNC
VSYNC
DATA ENABLE
CONTROL
RxCLKOUT
RxOUT0..27
V386
56-pin TSSOP
V386
V386 Datasheet
1
5/25/05
Revision 2.0
I n t e g r a t e d C i r c u i t S y s t e m s • 5 2 5 R a c e Str e e t , S a n J o s e , C A 9 51 2 6 • t e l ( 4 0 8 ) 2 9 7 - 1 2 0 1 • ww w.i c s t . c o m