欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41C16256-50TI 参数 Datasheet PDF下载

IC41C16256-50TI图片预览
型号: IC41C16256-50TI
PDF下载: 下载PDF文件 查看货源
内容描述: 256Kx16位动态RAM与EDO页面模式 [256Kx16 bit Dynamic RAM with EDO Page Mode]
分类和应用: 存储内存集成电路光电二极管动态存储器
文件页数/大小: 21 页 / 209 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号IC41C16256-50TI的Datasheet PDF文件第5页浏览型号IC41C16256-50TI的Datasheet PDF文件第6页浏览型号IC41C16256-50TI的Datasheet PDF文件第7页浏览型号IC41C16256-50TI的Datasheet PDF文件第8页浏览型号IC41C16256-50TI的Datasheet PDF文件第10页浏览型号IC41C16256-50TI的Datasheet PDF文件第11页浏览型号IC41C16256-50TI的Datasheet PDF文件第12页浏览型号IC41C16256-50TI的Datasheet PDF文件第13页  
IC41C16256
IC41LV16256
AC CHARACTERISTICS
(Continued)
(1,2,3,4,5,6)
(Recommended Operating Conditions unless otherwise noted.)
Symbol
t
ACH
t
OEH
t
DS
t
DH
t
RWC
t
RWD
t
CWD
t
AWD
t
PC
t
RASP
t
CPA
t
PRWC
t
COH
t
OFF
t
WHZ
t
CLCH
t
CSR
t
CHR
t
ORD
t
REF
t
T
Parameter
Column-Address Setup Time to
CAS
Precharge during WRITE Cycle
OE
Hold Time from
WE
during
READ-MODIFY-WRITE cycle
(18)
Data-In Setup Time
(15, 22)
Data-In Hold Time
(15, 22)
READ-MODIFY-WRITE Cycle Time
RAS
to
WE
Delay Time during
READ-MODIFY-WRITE Cycle
(14)
CAS
to
WE
Delay Time
(14, 20)
Column-Address to
WE
Delay Time
(14)
EDO Page Mode READ or WRITE
Cycle Time
(24)
RAS
Pulse Width in EDO Page Mode
Access Time from
CAS
Precharge
(15)
EDO Page Mode READ-WRITE
Cycle Time
(24)
Data Output Hold after
CAS
LOW
Output Buffer Turn-Off Delay from
CAS
or
RAS
(13,15,19, 29)
Output Disable Delay from
WE
Last
CAS
going LOW to First
CAS
returning HIGH
(23)
CAS
Setup Time (CBR REFRESH)
(30, 20)
CAS
Hold Time (CBR REFRESH)
(30, 21)
OE
Setup Time prior to
RAS
during
HIDDEN REFRESH Cycle
Refresh Period (512 Cycles)
Transition Time (Rise or Fall)
(2, 3)
-25
Min. Max.
15
5
0
5
65
35
17
21
10
25
32
5
3
3
10
5
7
0
1
100K
14
15
15
8
50
-35
Min. Max.
15
8
0
6
80
45
25
30
12
35
40
5
3
3
10
8
8
0
1
100K
21
15
15
8
50
-50
Min. Max.
15
10
0
8
125
70
34
42
20
50
47
5
3
3
10
10
10
0
8
1
100K
27
15
15
50
-60
Min. Max. Units
15
15
0
10
140
80
36
49
25
50
56
5
3
3
10
10
10
0
8
1
100K
34
15
15
50
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ms
ns
AC TEST CONDITIONS
Output load:
Two TTL Loads and 50 pF (Vcc = 5.0V ±10%)
One TTL Load and 50 pF (Vcc = 3.3V ±10%)
Input timing reference levels: V
IH
= 2.4V, V
IL
= 0.8V (Vcc = 5.0V ±10%);
V
IH
= 2.0V, V
IL
= 0.8V (Vcc = 3.3V ±10%)
Output timing reference levels: V
OH
= 2.0V, V
OL
= 0.8V (Vcc = 5V ±10%, 3.3V ±10%)
Integrated Circuit Solution Inc.
DR018-0C 04/23/2004
9