欢迎访问ic37.com |
会员登录 免费注册
发布采购

IC41LV16257-60T 参数 Datasheet PDF下载

IC41LV16257-60T图片预览
型号: IC41LV16257-60T
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×16 ( 4兆位)动态RAM具有快速页面模式 [256K x 16 (4-MBIT) DYNAMIC RAM WITH FAST PAGE MODE]
分类和应用:
文件页数/大小: 20 页 / 762 K
品牌: ICSI [ INTEGRATED CIRCUIT SOLUTION INC ]
 浏览型号IC41LV16257-60T的Datasheet PDF文件第3页浏览型号IC41LV16257-60T的Datasheet PDF文件第4页浏览型号IC41LV16257-60T的Datasheet PDF文件第5页浏览型号IC41LV16257-60T的Datasheet PDF文件第6页浏览型号IC41LV16257-60T的Datasheet PDF文件第8页浏览型号IC41LV16257-60T的Datasheet PDF文件第9页浏览型号IC41LV16257-60T的Datasheet PDF文件第10页浏览型号IC41LV16257-60T的Datasheet PDF文件第11页  
IC41C16257/IC41C16257S
IC41LV16257/IC41LV16257S
ELECTRICAL CHARACTERISTICS
(1)
(Recommended Operation Conditions unless otherwise noted.)
Symbol Parameter
I
IL
I
IO
V
OH
V
OL
I
CC
1
I
CC
1
I
CC
2
I
CC
2
I
CC
3
Input Leakage Current
Output Leakage Current
Output High Voltage Level
Output Low Voltage Level
Stand-by Current: TTL
Test Condition
Any input 0V
V
IN
Vcc
Other inputs not under test = 0V
Output is disabled (Hi-Z)
0V
V
OUT
Vcc
I
OH
= –2.5 mA
I
OL
= +2.1 mA
RAS, LCAS, UCAS
V
IH
Speed
Min.
–10
–10
2.4
Max.
10
10
0.4
2
3
1
2
1
0.5
230
180
170
220
170
160
230
180
170
230
180
170
300
300
Unit
µA
µA
V
V
mA
mA
mA
mA
mA
mA
mA
I
CC
4
I
CC
5
I
CC
6
Com. 5V
Ind. 5V
Stand-by Current: TTL
RAS, LCAS, UCAS
V
IH
Com. 3.3V
Ind. 3.3V
Stand-by Current: CMOS
RAS, LCAS, UCAS
V
CC
– 0.2V
5V
Stand-by Current: CMOS
RAS, LCAS, UCAS
V
CC
– 0.2V
3.3V
Operating Current:
RAS, LCAS, UCAS,
-35
(2,3,4)
Random Read/Write
Address Cycling, t
RC
= t
RC
(min.)
-50
Average Power Supply Current
-60
Operating Current:
RAS
= V
IL
,
LCAS, UCAS,
-35
(2,3,4)
Fast Page Mode
Cycling t
PC
= t
PC
(min.)
-50
Average Power Supply Current
-60
Refresh Current:
RAS
Cycling,
LCAS, UCAS
V
IH
-35
(2,3)
RAS-Only
t
RC
= t
RC
(min.)
-50
Average Power Supply Current
-60
Refresh Current:
RAS, LCAS, UCAS
Cycling
-35
(2,3,5)
CBR
t
RC
= t
RC
(min.)
-50
Average Power Supply Current
-60
Self Refresh current
(6)
Self Refresh Mode
5V
3.3V
mA
mA
mA
I
CCS
µA
µA
Notes:
1. An initial pause of 200 µs is required after power-up followed by eight
RAS
refresh cycles (RAS-Only or CBR) before proper device
operation is assured.The eight
RAS
cycles wake-up should be repeated any time the t
REF
refresh requirement is exceeded.
2. Dependent on cycle rates.
3. Specified values are obtained with minimum cycle time and the output open.
4. Column-address is changed once each fast page cycle.
5. Enables on-chip refresh and address counters.
6. I
CCS
is for S version only.
Integrated Circuit Solution Inc.
DR021-0A 08/11/2001
7