欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT2308-1HDC 参数 Datasheet PDF下载

IDT2308-1HDC图片预览
型号: IDT2308-1HDC
PDF下载: 下载PDF文件 查看货源
内容描述: 3.3V零延迟时钟乘法器 [3.3V ZERO DELAY CLOCK MULTIPLIER]
分类和应用: 时钟
文件页数/大小: 13 页 / 145 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT2308-1HDC的Datasheet PDF文件第2页浏览型号IDT2308-1HDC的Datasheet PDF文件第3页浏览型号IDT2308-1HDC的Datasheet PDF文件第4页浏览型号IDT2308-1HDC的Datasheet PDF文件第5页浏览型号IDT2308-1HDC的Datasheet PDF文件第6页浏览型号IDT2308-1HDC的Datasheet PDF文件第7页浏览型号IDT2308-1HDC的Datasheet PDF文件第8页浏览型号IDT2308-1HDC的Datasheet PDF文件第9页  
IDT2308
3.3V ZERO DELAY CLOCK MULTIPLIER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
3.3V ZERO DELAY
CLOCK MULTIPLIER
FEATURES:
DESCRIPTION:
IDT2308
• Phase-Lock Loop Clock Distribution for Applications ranging
from 10MHz to 133MHz operating frequency
• Distributes one clock input to two banks of four outputs
• Separate output enable for each output bank
• External feedback (FBK) pin is used to synchronize the outputs
to the clock input
• Output Skew <200 ps
• Low jitter <200 ps cycle-to-cycle
• 1x, 2x, 4x output options (see table):
– IDT2308-1 1x
– IDT2308-2 1x, 2x
– IDT2308-3 2x, 4x
– IDT2308-4 2x
– IDT2308-1H, -2H, and -5H for High Drive
• No external RC network required
• Operates at 3.3V V
DD
• Available in SOIC and TSSOP packages
The IDT2308 is a high-speed phase-lock loop (PLL) clock multiplier. It is
designed to address high-speed clock distribution and multiplication applica-
tions. The zero delay is achieved by aligning the phase between the incoming
clock and the output clock, operable within the range of 10 to 133MHz.
The IDT2308 has two banks of four outputs each that are controlled via two
select addresses. By proper selection of input addresses, both banks can be
put in tri-state mode. In test mode, the PLL is turned off, and the input clock
directly drives the outputs for system testing purposes. In the absence of an
input clock, the IDT2308 enters power down, and the outputs are tri-stated. In
this mode, the device will draw less than 25µA.
The IDT2308 is available in six unique configurations for both pre-
scaling and multiplication of the Input REF Clock. (See available options
table.)
The PLL is closed externally to provide more flexibility by allowing the user
to control the delay between the input clock and the outputs.
The IDT2308 is characterized for both Industrial and Commercial operation.
NOTE:
For new designs, refer to AN-233.
FUNCTIONAL BLOCK DIAGRAM
(-3, -4)
FBK
REF
16
1
2
(-5)
2
PLL
3
2
CLKA1
CLKA2
14
CLKA3
15
CLKA4
S2
S1
8
9
Control
Logic
(-2, -3)
2
6
CLKB1
7
CLKB2
10
CLKB3
11
CLKB4
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2003
Integrated Device Technology, Inc.
APRIL 2003
DSC 5173/9