欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT71321LA55J 参数 Datasheet PDF下载

IDT71321LA55J图片预览
型号: IDT71321LA55J
PDF下载: 下载PDF文件 查看货源
内容描述: HIGH -SPEED 2K ×8双端口静态对中断RAM [HIGH-SPEED 2K x 8 DUAL-PORT STATIC RAM WITH INTERRUPTS]
分类和应用:
文件页数/大小: 16 页 / 255 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT71321LA55J的Datasheet PDF文件第2页浏览型号IDT71321LA55J的Datasheet PDF文件第3页浏览型号IDT71321LA55J的Datasheet PDF文件第4页浏览型号IDT71321LA55J的Datasheet PDF文件第5页浏览型号IDT71321LA55J的Datasheet PDF文件第6页浏览型号IDT71321LA55J的Datasheet PDF文件第7页浏览型号IDT71321LA55J的Datasheet PDF文件第8页浏览型号IDT71321LA55J的Datasheet PDF文件第9页  
HIGH SPEED
2K x 8 DUAL PORT
STATIC RAM
IDT7132SA/LA
IDT7142SA/LA
Features
High-speed access
– Commercial: 20/25/35/55/100ns (max.)
– Industrial: 25ns (max.)
– Military: 25/35/55/100ns (max.)
Low-power operation
– IDT7132/42SA
Active: 325mW (typ.)
Standby: 5mW (typ.)
– IDT7132/42LA
Active: 325mW (typ.)
Standby: 1mW (typ.)
MASTER IDT7132 easily expands data bus width to 16-or-more
bits using SLAVE IDT7142
On-chip port arbitration logic (IDT7132 only)
BUSY
output flag on IDT7132;
BUSY
input on IDT7142
Battery backup operation —2V data retention (LA only)
TTL-compatible, single 5V ±10% power supply
Available in 48-pin DIP, LCC and Flatpack, and 52-pin PLCC
packages
Military product compliant to MIL-PRF-38535 QML
Industrial temperature range (–40°C to +85°C) is available for
selected speeds
Functional Block Diagram
OE
L
CE
L
R/W
L
OE
R
CE
R
R/W
R
I/O
OL-
I/O
7L
I/O
Control
I/O
Control
I/O
OR-
I/O
7R
m
BUSY
L
(1,2)
A
10L
A
0L
Address
Decoder
11
BUSY
R
(1,2)
MEMORY
ARRAY
11
Address
Decoder
A
10R
A
0R
CE
L
OE
L
R/W
L
ARBITRATION
LOGIC
CE
R
OE
R
R/W
R
2692 drw 01
NOTES:
1. IDT7132 (MASTER):
BUSY
is open drain output and requires pullup resistor of 270Ω.
IDT7142 (SLAVE):
BUSY
is input.
2. Open drain output: requires pullup resistor of 270Ω.
JUNE 2004
1
©2004 Integrated Device Technology, Inc.
DSC-2692/16