欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT7133SA35J 参数 Datasheet PDF下载

IDT7133SA35J图片预览
型号: IDT7133SA35J
PDF下载: 下载PDF文件 查看货源
内容描述: HIGH -SPEED 2K ×16的CMOS双口静态RAM [HIGH-SPEED 2K x 16 CMOS DUAL-PORT STATIC RAMS]
分类和应用:
文件页数/大小: 16 页 / 141 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT7133SA35J的Datasheet PDF文件第2页浏览型号IDT7133SA35J的Datasheet PDF文件第3页浏览型号IDT7133SA35J的Datasheet PDF文件第4页浏览型号IDT7133SA35J的Datasheet PDF文件第5页浏览型号IDT7133SA35J的Datasheet PDF文件第6页浏览型号IDT7133SA35J的Datasheet PDF文件第7页浏览型号IDT7133SA35J的Datasheet PDF文件第8页浏览型号IDT7133SA35J的Datasheet PDF文件第9页  
HIGH SPEED
2K X 16 DUAL-PORT
SRAM
Features
x
x
x
x
x
x
IDT7133SA/LA
IDT7143SA/LA
x
x
x
x
High-speed access
– Military: 25/35/45/55/70/90ns (max.)
– Industrial: 25/35/55ns (max.)
– Commercial: 20/25/35/45/55/70/90ns (max.)
Low-power operation
– IDT7133/43SA
Active: 1150mW (typ.)
Standby: 5mW (typ.)
– IDT7133/43LA
Active: 1050mW (typ.)
Standby: 1mW (typ.)
Versatile control for write: separate write control for lower
and upper byte of each port
MASTER IDT7133 easily expands data bus width to 32 bits
or more using SLAVE IDT7143
On-chip port arbitration logic (IDT7133 only)
x
x
BUSY
output flag on IDT7133;
BUSY
input on IDT7143
Fully asynchronous operation from either port
Battery backup operation–2V data retention
TTL-compatible; single 5V (±10%) power supply
Available in 68-pin ceramic PGA, Flatpack, PLCC and 100-
pin TQFP
Military product compliant to MIL-PRF-38535 QML
Industrial temperature range (–40°C to +85°C) is available
for selected speeds
Description
The IDT7133/7143 are high-speed 2K x 16 Dual-Port Static RAMs.
The IDT7133 is designed to be used as a stand-alone 16-bit Dual-Port
RAM or as a “MASTER” Dual-Port RAM together with the IDT7143
“SLAVE” Dual-Port in 32-bit-or-more word width systems. Using the
IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit-or-wider
Functional Block Diagram
R/W
LUB
CE
L
R/W
RUB
CE
R
R/W
LLB
OE
L
R/W
RLB
OE
R
I/O
8L
- I/O
15L
I/O
0L
- I/O
7L
BUSY
L
(1)
A
10L
A
0L
ADDRESS
DECODER
11
I/O
CONTROL
I/O
CONTROL
I/O
8R
- I/O
15R
I/O
0R
- I/O
7R
BUSY
R
(1)
MEMORY
ARRAY
ADDRESS
DECODER
11
A
10R
A
0R
CE
L
ARBITRATION
LOGIC
(IDT7133 ONLY)
CE
R
2746 drw 01
NOTE:
1. IDT7133 (MASTER):
BUSY
is open drain output and requires pull-up resistor.
IDT7143 (SLAVE):
BUSY
is input.
JUNE 2000
1
©2000 Integrated Device Technology, Inc.
DSC 2746/11