IDT54/74FCT16374T/AT/CT/ET, 162374T/AT/CT/ET
FAST CMOS 16-BIT REGISTER (3-STATE)
MILITARY AND INDUSTRIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT16374T/162374T
Com'l.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
FCT16374AT/162374AT
Com'l.
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
Propagation Delay
xCLK to xOx
Output Enable Time
Output Disable Time
C
L
= 50pF
R
L
= 500Ω
2.0
1.5
1.5
2.0
1.5
7.0
—
10.0
12.5
8.0
—
—
—
0.5
2.0
1.5
1.5
2.0
1.5
7.0
—
11.0
14.0
8.0
—
—
—
0.5
2.0
1.5
1.5
2.0
1.5
5.0
—
6.5
6.5
5.5
—
—
—
0.5
2.0
1.5
1.5
2.0
1.5
6.0
—
7.2
7.5
6.5
—
—
—
0.5
ns
ns
ns
ns
ns
ns
ns
Set-up Time HIGH
or LOW, xDx to xCLK
t
H
Hold Time HIGH
or LOW, xDx to xCLK
t
W
xCLK Pulse Width
HIGH or LOW
t
SK
(o) Output Skew
(3)
FCT16374CT/162374CT
Com'l.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
FCT16374ET/162374ET
Com'l.
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
t
SU
Propagation Delay
xCLK to xOx
Output Enable Time
Output Disable Time
C
L
= 50pF
R
L
= 500Ω
2.0
1.5
1.5
2.0
1.5
5.0
—
5.2
5.5
5.0
—
—
—
0.5
2.0
1.5
1.5
2.0
1.5
6.0
—
6.2
6.2
5.7
—
—
—
0.5
1.5
1.5
1.5
1.5
0.0
3.0
(4)
—
3.7
4.4
3.6
—
—
—
0.5
—
—
—
—
—
—
—
—
—
—
—
—
—
—
ns
ns
ns
ns
ns
ns
ns
2542 tbl 09
Set-up Time HIGH
or LOW, xDx to xCLK
t
H
Hold Time HIGH
or LOW, xDx to xCLK
t
W
xCLK Pulse Width
HIGH or LOW
t
SK
(o) Output Skew
(3)
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.
5.8
6
IDT [ INTEGRATED DEVICE TECHNOLOGY ]
