IDT54/74FCT16823AT/BT/CT/ET, 162823AT/BT/CT/ET
FAST CMOS 18-BIT REGISTER
MILITARY AND COMMERCIAL TEMPERATURE RANGES
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
FCT16823AT/162823AT
Com'l.
Symbol
Parameter
Condition
(1)
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
FCT16823BT/162823BT
Com'l.
Min.
(2)
Max.
Mil.
Min.
(2)
Max.
Unit
t
PLH
t
PHL
Propagation Delay
xCLK to xQx
t
PHL
t
PZH
t
PZL
Propagation Delay
x
CLR
to xQx
Output Enable Time
x
OE
to xQx
t
PHZ
t
PLZ
Output Disable Time
x
OE
to xQx
t
SU
t
H
t
SU
t
H
t
W
t
W
t
REM
Set-up Time HIGH or LOW
xDx to xCLK
Hold Time HIGH or LOW
xDx to xCLK
Set-up Time HIGH or LOW
x
CLKEN
to xCLK
Hold Time HIGH or LOW
x
CLKEN
to xCLK
xCLK Pulse Width
HIGH or LOW
x
CLR
Pulse Width LOW
Recovery Time x
CLR
to xCLK
C
L
= 50pF
R
L
= 500Ω
C
L
= 300pF
(5)
R
L
= 500Ω
C
L
= 50pF
R
L
= 500Ω
C
L
= 50pF
R
L
= 500Ω
C
L
= 300pF
(5)
R
L
= 500Ω
C
L
= 5pF
(5)
R
L
= 500Ω
C
L
= 50pF
R
L
= 500Ω
C
L
= 50pF
R
L
= 500Ω
1.5
1.5
1.5
1.5
1.5
1.5
1.5
4.0
2.0
4.0
2.0
7.0
6.0
6.0
—
10.0
20.0
14.0
12.0
23.0
7.0
8.0
—
—
—
—
—
—
—
0.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
4.0
2.0
4.0
2.0
7.0
7.0
7.0
—
11.5
20.0
15.0
13.0
25.0
8.0
9.0
—
—
—
—
—
—
—
0.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
3.0
1.5
3.0
0
6.0
6.0
6.0
—
7.5
15.0
9.0
8.0
15.0
6.5
7.5
—
—
—
—
—
—
—
0.5
1.5
1.5
1.5
1.5
1.5
1.5
1.5
3.0
1.5
3.0
0
6.0
6.0
6.0
—
8.5
16.0
9.5
9.0
16.0
7.0
8.0
—
—
—
—
—
—
—
0.5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2772 tbl 09
t
SK
(o) Output Skew
(3)
NOTES:
1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
4. This limit is guaranteed but not tested.
5. This condition is guaranteed but not tested.
5.16
6
IDT [ INTEGRATED DEVICE TECHNOLOGY ]
