欢迎访问ic37.com |
会员登录 免费注册
发布采购

IDT82V2058DA 参数 Datasheet PDF下载

IDT82V2058DA图片预览
型号: IDT82V2058DA
PDF下载: 下载PDF文件 查看货源
内容描述: 八进制E1短程线路接口单元 [OCTAL E1 SHORT HAUL LINE INTERFACE UNIT]
分类和应用:
文件页数/大小: 52 页 / 607 K
品牌: IDT [ INTEGRATED DEVICE TECHNOLOGY ]
 浏览型号IDT82V2058DA的Datasheet PDF文件第2页浏览型号IDT82V2058DA的Datasheet PDF文件第3页浏览型号IDT82V2058DA的Datasheet PDF文件第4页浏览型号IDT82V2058DA的Datasheet PDF文件第5页浏览型号IDT82V2058DA的Datasheet PDF文件第6页浏览型号IDT82V2058DA的Datasheet PDF文件第7页浏览型号IDT82V2058DA的Datasheet PDF文件第8页浏览型号IDT82V2058DA的Datasheet PDF文件第9页  
OCTAL E1 SHORT HAUL
LINE INTERFACE UNIT
FEATURES
Fully integrated octal E1 short haul line interface which
supports 120Ω E1 twisted pair and 75Ω E1 coaxial appli-
cations
Selectable single rail or dual rail mode and AMI or HDB3
line encoder/decoder
Built-in transmit pre-equalization meets G.703
Selectable transmit/receive jitter attenuator meets ETSI
CTR12/13, ITU G.736, G.742 and G.823 specifications
SONET/SDH optimized jitter attenuator meets ITU G.783
mapping jitter specification
Digital/analog LOS detector meets ITU G.775 and ETS 300
233
IDT82V2058
ITU G.772 non-intrusive monitoring for in-service testing
for any one of channel1 to channel7
Low impedance transmit drivers with tri-state
Selectable hardware and parallel/serial host interface
Local and remote loopback test functions
Hitless Protection Switching (HPS) for 1 to 1 protection
without relays
JTAG boundary scan for board test
3.3V supply with 5V tolerant I/O
Low power consumption
Operating temperature range: -40°C to +85°C
Available in 144-pin Thin Quad Flat Pack (TQFP_144_DA)
and 160-pin Plastic Ball Grid Array (PBGA) packages
FUNCTIONAL BLOCK DIAGRAM
LOS
Detector
RTIPn
RRINGn
Analog
Loopback
TTIPn
TRINGn
Peak
Detector
Line
Driver
Slicer
CLK&Data
Recovery
(DPLL)
Digital
Loopback
Waveform
Shaper
Transmit
All Ones
G.772
Monitor
Clock
Generator
One of Eight Identical Channels
LOSn
Jitter
Attenuator
HDB3/AMI
Decoder
Remote
Loopback
Jitter
Attenuator
HDB3/AMI
Encoder
AIS
Detector
RCLKn
RDn/RDPn
CVn/RDNn
TCLKn
TDn/TDPn
BPVIn/TDNn
Control Interface
Register
File
JTAG TAP
VDD IO
VDDT
VDDD
VDDA
OE
CLKE
MODE[2:0]
CS/JAS
SCLK/ALE/AS
RD/R/W
SDI/WR/DS
SD0/RDY/ACK
INT
LP/D/AD[7:0]
MC/A[4:0]
MCLK
Figure - 1. Block Diagram
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
TRST
TCK
TMS
TDI
TDO
INDUSTRIAL TEMPERATURE RANGES
1
©
2002 Integrated Device Technology, Inc.
JANUARY 2003
DSC-6038/9