欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74AC323N 参数 Datasheet PDF下载

IN74AC323N图片预览
型号: IN74AC323N
PDF下载: 下载PDF文件 查看货源
内容描述: 8位与并行I / O高速硅栅CMOS双向通用移位寄存器 [8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS]
分类和应用: 移位寄存器
文件页数/大小: 9 页 / 338 K
品牌: IKSEMICON [ IK SEMICON CO., LTD ]
 浏览型号IN74AC323N的Datasheet PDF文件第2页浏览型号IN74AC323N的Datasheet PDF文件第3页浏览型号IN74AC323N的Datasheet PDF文件第4页浏览型号IN74AC323N的Datasheet PDF文件第5页浏览型号IN74AC323N的Datasheet PDF文件第6页浏览型号IN74AC323N的Datasheet PDF文件第7页浏览型号IN74AC323N的Datasheet PDF文件第8页浏览型号IN74AC323N的Datasheet PDF文件第9页  
TECHNICAL DATA
8-Bit Bidirectional Universal
Shift Register with Parallel I/O
High-Speed Silicon-Gate CMOS
The IN74AC323 is identical in pinout to the LS/ALS323,
HC/HCT323. The device inputs are compatible with standard CMOS
outputs; with pullup resistors, they are compatible with LS/ALS outputs.
The IN74AC323 features a multiplexed parallel input/output data port
to achieve full 8-bit handling in a 20 pin package. Due to the large output
drive capability and the 3-state feature, this device is ideally suited for
interface with bus lines in a bus-oriented system.
Two Mode-Select inputs and two Output Enable inputs are used to
choose the mode of operation as listed in the Function Table.
Synchronous parallel loading is accomplished by taking both Mode-
Select lines, S
1
and S
2
, high. This places the outputs in the high-
impedance state, which permits data applied to the data port to be clocked
into the register. Reading out of the register can be accomplished when
the outputs are enabled. The active-low synchronous Reset overrides all
other inputs.
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
μA;
0.1
μA
@ 25°C
High Noise Immunity Characteristic of CMOS Devices
Outputs Source/Sink 24 mA
IN74AC323
ORDERING INFORMATION
IN74AC323N Plastic
IN74AC323DW SOIC
T
A
= -40° to 85° C for all packages
PIN ASSIGNMENT
LOGIC DIAGRAM
PIN 20=V
CC
PIN 10 = GND
Rev. 00