欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74HC652A 参数 Datasheet PDF下载

IN74HC652A图片预览
型号: IN74HC652A
PDF下载: 下载PDF文件 查看货源
内容描述: 八路三态总线收发器和D触发器高性能硅栅CMOS [Octal 3-State Bus Transceivers and D Flip-Flops High-Performance Silicon-Gate CMOS]
分类和应用: 总线收发器触发器
文件页数/大小: 10 页 / 332 K
品牌: IKSEMICON [ IK SEMICON CO., LTD ]
 浏览型号IN74HC652A的Datasheet PDF文件第2页浏览型号IN74HC652A的Datasheet PDF文件第3页浏览型号IN74HC652A的Datasheet PDF文件第4页浏览型号IN74HC652A的Datasheet PDF文件第5页浏览型号IN74HC652A的Datasheet PDF文件第7页浏览型号IN74HC652A的Datasheet PDF文件第8页浏览型号IN74HC652A的Datasheet PDF文件第9页浏览型号IN74HC652A的Datasheet PDF文件第10页  
IN74HC652A  
FUNCTION TABLE  
Dir.  
L
OE CAB CBA SAB SBA  
A
INPUTS  
Z
B
FUNCTION  
INPUTS Both the A bus and the B bus are inputs.  
H
X
X
X
X
X
X
Z
The output functions of the A and B bus  
are disabled.  
INPUTS  
INPUTS Both the A and B bus are used for inputs  
to the internal flip-flops. Data at the bus  
will be stored on low to high transition of  
the clock inputs.  
OUTPUTS  
INPUTS The A bus are outputs and the B bus are  
inputs.  
X*  
X*  
X
X
X
X
L
L
L
H
L
H
The data at the B bus are displayed at the  
A bus.  
L
L
L
H
L
H
The data at the B bus are displayed at the  
A bus. The data of the B bus are stored to  
the internal flip-flops on low to high  
transition of the clock pulse.  
X*  
X*  
X
X
H
H
Qn  
X
The data stored to the internal flip-flops,  
are displayed at the A bus.  
H
L
H
L
The data at the B bus are stored to the  
internal flip-flops on low to high  
transition of the clock pulse. The states of  
the internal flip-flops output directly to  
the A bus.  
INPUTS  
OUTPUTS The A bus are inputs and the B bus are  
outputs.  
X
X
X*  
X*  
L
L
X
X
L
H
L
H
The data at the A bus are displayed at the  
B bus.  
H
H
L
H
L
H
The data at the B bus are displayed at the  
A bus. The data of the B bus are stored to  
the internal flip-flops on low to high  
transition of the clock pulse.  
X*  
X*  
H
H
X
X
X
Qn  
The data stored to the internal flip-flops  
are displayed at the B bus.  
L
H
L
H
The data at the A bus are stored to the  
internal flip-flops on low to high  
transition of the clock pulse. The states of  
the internal flip-flops output directly to  
the B bus.  
OUTPUTS OUTPUTS Both the A bus and the B bus are outputs  
H
L
X
X
H
H
H
H
Qn  
Qn  
The data stored to the internal flip-flops  
are displayed at the A and B bus  
respectively.  
Qn  
Qn  
The output at the A bus are displayed at  
the B bus, the output at the B bus are  
displayed at the A bus respec.  
X : DON’T CARE  
Z : HIGH IMPEDANCE  
Qn : THE DATA STORED TO THE INTERNAL FLIP-FLOPS BY MOST RECENT LOW TO HIGH TRANSITION  
OF THE CLOCK INPUTS  
* : THE DATA AT THE A AND B BUS WILL BE STORED TO THE INTERNAL FLIP-FLOPS ON EVERY LOW  
TO TRANSITION OF THE CLOCK INPUTS  
Rev. 00