欢迎访问ic37.com |
会员登录 免费注册
发布采购

IMP2119 参数 Datasheet PDF下载

IMP2119图片预览
型号: IMP2119
PDF下载: 下载PDF文件 查看货源
内容描述: 9号线ULTRA3 LVD / SE SCSI终结者 [9-Line ULTRA3 LVD/SE SCSI Terminator]
分类和应用:
文件页数/大小: 9 页 / 441 K
品牌: IMP [ IMP, INC ]
 浏览型号IMP2119的Datasheet PDF文件第2页浏览型号IMP2119的Datasheet PDF文件第3页浏览型号IMP2119的Datasheet PDF文件第4页浏览型号IMP2119的Datasheet PDF文件第5页浏览型号IMP2119的Datasheet PDF文件第6页浏览型号IMP2119的Datasheet PDF文件第7页浏览型号IMP2119的Datasheet PDF文件第8页浏览型号IMP2119的Datasheet PDF文件第9页  
IMP2 1 1 9
D
ATA
C
OMMUNICATIONS
9-Line ULTRA3 LVD/SE
SCSI Terminator
The IMP2119 is a multimode SCSI terminator that conforms to the SCSI
Parallel Interconnect-2 (SPI-2) specification developed by the T10 stan-
dards committee for low voltage differential (LVD) termination.
Multimode compatibility permits the use of legacy devices on the bus
without hardware alterations. Automatic mode selection is achieved
through voltage detection on the diffsense line.
The IMP2119 delivers the ultimate in SCSI bus performance while saving
component cost and board area. Elimination of the external capacitors
also mitigates the need for a lengthy capacitor selection process. The indi-
vidual high bandwidth drivers also maximize channel separation and
reduce channel to channel noise and cross talk. The high bandwidth
architecture insures ULTRA3 performance.
When the IMP2119 is enabled, the differential sense (DIFFSENSE) pin
supplies a voltage between 1.2V and 1.4V. In application, this pin is tied
to the DIFFSENSE input of the corresponding LVD transceivers. This
action enables the LVD transceiver function. DIFFSENSE is capable of
supplying a maximum of 15mA. Tying the DIFFSENSE pin HIGH places
the IMP2119 in a high impedance state indicating the presence of an
HVD device. Tying the pin LOW places the part in a single-ended mode
while also signaling the multimode transceiver to operate in a single-
ended mode.
Recognizing the needs of portable and configurable peripherals, the
IMP2119 have a TTL compatible sleep/disable mode. During this
sleep/disable mode, power dissipation is reduced to a meager 15µA
while also placing all outputs in a high impedance state. Also during
Key Features
N
N
N
N
N
N
N
N
N
N
N
N
Auto-selectable LVD or single-ended termination
3.0pF maximum disabled output capacitance
Fast response, no external capacitors required
Compatible with active negation drivers
15µA supply current in disconnect mode
Logic command disconnects all termination lines
DIFFSENSE line driver
Ground driver integrated for single-ended
operation
Current limit and thermal protection
Hot-swap compatible (single-ended)
Compatible with SCSI, SPI-2, SPI-3, SPI-4
ULTRA160 and ULTRA320
Pin compatible with DS2119
sleep/disable mode, the DIFFSENSE function is disabled
and is placed in a high impedance state.
Another key feature of the IMP2119 is the master/slave
function. Driving this pin HIGH or floating the pin enables
the 1.3V DIFFSENSE reference. Driving the pin LOW dis-
ables the on board DIFFSENSE reference and enables use
of an external master reference device.
Block Diagram
TPWR
ISO
Internal V
REF
1.30V
Power ON
SE
2.2V
1.07mA
LVD
1.25V
M/S
10mA
1.07mA
MODE Control & Delay
Window SE
Comp.
HVD
20kΩ
DIFF_CAP
Power ON
© 2002 IMP, Inc.
LVD
Power ON & MODE Delay
5241/42 01 eps
SE 2.85V, 22.5mA
1 of 9
200
52.5
52.5
SE
DISC/HVD
LVD
LVD(-) / SE
SE
HVD
20
LVD
LVD(+) / SE
(Pseudo-GND)
Latch
SE
HVD
LVD
DIFFSENSE
Data Communications
1