欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN24LC04N 参数 Datasheet PDF下载

IN24LC04N图片预览
型号: IN24LC04N
PDF下载: 下载PDF文件 查看货源
内容描述: 4K / 8K 2.5V的CMOS串行EEPROM [4K/8K 2.5V CMOS Serial EEPROMs]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器
文件页数/大小: 10 页 / 293 K
品牌: INTEGRAL [ INTEGRAL CORP. ]
 浏览型号IN24LC04N的Datasheet PDF文件第1页浏览型号IN24LC04N的Datasheet PDF文件第2页浏览型号IN24LC04N的Datasheet PDF文件第3页浏览型号IN24LC04N的Datasheet PDF文件第4页浏览型号IN24LC04N的Datasheet PDF文件第6页浏览型号IN24LC04N的Datasheet PDF文件第7页浏览型号IN24LC04N的Datasheet PDF文件第8页浏览型号IN24LC04N的Datasheet PDF文件第9页  
IN24LC04B/08B
Acknowledge
Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of
each byte. The master device must generate an extra clock pulse which is associated with this
acknowledge bit.
Note:
The IN24LC04B/08B does not generate any acknowledge bits if an internal programming cycle is in
progress
The device that acknowledges, has to pull down the SDA line during the acknowledge clock pulse
in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge related
clock pulse. Of course, setup and hold times must be taken into account. A master must signal an
end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked
out of the slave. In this case, the slave must leave the data line HIGH to enable the master to
generate the STOP condition.
Figure 4. Data Transfer Sequence on the serial bus
BUS CHARACTERISTICS
Device Addressing and Operation
A control byte is the first byte received following the start condition from the master device. The
control byte consists of a four bit control code, for the IN24LC04B/08B this is set as 1010 binary
for read and write operations. The next three bits of the control byte are the block select bits (B2,
B1, BO). B2 is a don't care for both the IN24LC04B and IN24LC08B; B1 is a don't care for the
IN24LC04B. They are used by the master device to select which of the two or four 256 word blocks
of memory are to be accessed. These bits are in effect the most significant bits of the word address.
The last bit of the control byte defines the operation to be performed. When set to one a read
operation is selected, when set to zero a write operation is selected. Following the start condition,
the IN24LC04B/08B monitors the SDA bus checking the device type identifier being transmitted,
upon a 1010 code the slave device outputs an acknowledge signal on the SDA line. Depending on
the state of the R/W bit, the IN24LC04B/ 08B will select a read or write operation.
Operation
Read
Write
Control Code
1010
1010
Block Select
Block Address
Block Address
R/W
1
0
5