欢迎访问ic37.com |
会员登录 免费注册
发布采购

IN74AC299N 参数 Datasheet PDF下载

IN74AC299N图片预览
型号: IN74AC299N
PDF下载: 下载PDF文件 查看货源
内容描述: 8位与并行I / O高速硅栅CMOS双向通用移位寄存器 [8-Bit Bidirectional Universal Shift Register with Parallel I/O High-Speed Silicon-Gate CMOS]
分类和应用: 移位寄存器逻辑集成电路
文件页数/大小: 8 页 / 254 K
品牌: INTEGRAL [ INTEGRAL CORP. ]
 浏览型号IN74AC299N的Datasheet PDF文件第1页浏览型号IN74AC299N的Datasheet PDF文件第3页浏览型号IN74AC299N的Datasheet PDF文件第4页浏览型号IN74AC299N的Datasheet PDF文件第5页浏览型号IN74AC299N的Datasheet PDF文件第6页浏览型号IN74AC299N的Datasheet PDF文件第7页浏览型号IN74AC299N的Datasheet PDF文件第8页  
IN74AC299
MAXIMUM RATINGS
*
Symbol
V
CC
V
IN
V
OUT
I
IN
I
OUT
I
CC
P
D
Tstg
T
L
*
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
DC Output Sink/Source Current, per Pin
DC Supply Current, V
CC
and GND Pins
Power Dissipation in Still Air, Plastic DIP+
SOIC Package+
Storage Temperature
Lead Temperature, 1 mm from Case for 10 Seconds
(Plastic DIP or SOIC Package)
Value
-0.5 to +7.0
-0.5 to V
CC
+0.5
-0.5 to V
CC
+0.5
±20
±50
±50
750
500
-65 to +150
260
Unit
V
V
V
mA
mA
mA
mW
°C
°C
Maximum Ratings are those values beyond which damage to the device may occur.
Functional operation should be restricted to the Recommended Operating Conditions.
+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C
SOIC Package: : - 7 mW/°C from 65° to 125°C
RECOMMENDED OPERATING CONDITIONS
Symbol
V
CC
V
IN
, V
OUT
T
J
T
A
I
OH
I
OL
t
r
, t
f
Parameter
DC Supply Voltage (Referenced to GND)
DC Input Voltage, Output Voltage (Referenced to GND)
Junction Temperature (PDIP)
Operating Temperature, All Package Types
Output Current - High
Output Current - Low
Input Rise and Fall Time
*
(except Schmitt Inputs)
V
CC
=3.0 V
V
CC
=4.5 V
V
CC
=5.5 V
0
0
0
-40
Min
2.0
0
Max
6.0
V
CC
140
+85
-24
24
150
40
25
Unit
V
V
°C
°C
mA
mA
ns/V
*
V
IN
from 30% to 70% V
CC
This device contains protection circuitry to guard against damage due to high static voltages or electric
fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated
voltages to this high-impedance circuit. For proper operation, V
IN
and V
OUT
should be constrained to the range
GND≤(V
IN
or V
OUT
)≤V
CC
.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V
CC
).
Unused outputs must be left open.
387