欢迎访问ic37.com |
会员登录 免费注册
发布采购

82551QM 参数 Datasheet PDF下载

82551QM图片预览
型号: 82551QM
PDF下载: 下载PDF文件 查看货源
内容描述: 快速以太网多功能PCI / CardBus控制器 [Fast Ethernet Multifunction PCI/CardBus Controller]
分类和应用: 控制器PC以太网
文件页数/大小: 120 页 / 863 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号82551QM的Datasheet PDF文件第34页浏览型号82551QM的Datasheet PDF文件第35页浏览型号82551QM的Datasheet PDF文件第36页浏览型号82551QM的Datasheet PDF文件第37页浏览型号82551QM的Datasheet PDF文件第39页浏览型号82551QM的Datasheet PDF文件第40页浏览型号82551QM的Datasheet PDF文件第41页浏览型号82551QM的Datasheet PDF文件第42页  
82551QM — Networking Silicon
An ALTRST# is completed.
The 82551QM reads the EEPROM and the WOL bit is set.
When the 82551QM is in WOL mode:
The 82551QM scans incoming packets for a Magic Packet. When it receives a Magic Packet,
the 82551QM asserts the PME# signal (until cleared) and the CSTSCHG signal for 52 ms.
The Activity LED changes its functionality to indicate that the received frame passed
Individual Address (IA) filtering or broadcast filtering.
The PCI Configuration registers are accessible to the host.
Software must not attempt to access the Flash.
The 82551QM switches from WOL mode to the D0a power state following a setup of the Memory
or I/O Base Address Registers in the PCI Configuration space. If the 82551QM receives a Magic
Packet while the it is in the D0u, D1, D2, or D3 power state, it issues a positive pulse on the
CSTSCHG pin. This pulse is cleared by a later non-Wake on LAN message. For PCI systems and
in designs that support the 3-pin header standard, the CSTSCHG pin acts as the WOL signal.
5.6
Parallel Flash/Modem Interface
The 82551QM’s parallel interface is used for Flash interface only or modem interface only. The
82551QM supports a glueless interface to an 8-bit wide, 128 KB, parallel memory device. The
parallel local port is multiplexed with a modem interface in a LAN/modem combination card.
The Flash (or boot PROM) is read from or written to whenever the host CPU performs a read or a
write operation to a memory location that is within the Flash mapping window. All accesses to the
Flash, except read accesses, require the appropriate command sequence for the device used. (Refer
to the specific Flash data sheet for more details on reading from or writing to the Flash device.) The
accesses to the Flash are based on a direct decode of CPU accesses to a memory window defined in
either the 82551QM Flash Base Address Register (PCI Configuration space at offset 18h) or the
Expansion ROM Base Address Register (PCI Configuration space at offset 30h). The 82551QM
asserts control to the Flash when it decodes a valid access.
The 82551QM supports an external Flash memory (or boot PROM) of up to 128 KB. The
Expansion ROM address can be separately disabled by setting the corresponding bit in the
EEPROM, word Ah.
32
Datasheet