ADVANCE INFORMATION
i960
®
RP/RD I/O PROCESSOR AT 3.3 VOLTS
•
•
•
•
33 MHz, 3.3 Volt Version (80960RP 33/3.3)
66 MHz, 3.3 Volt Version (80960RD 66/3.3) - Clock Doubled 80960JF Core
Complies with PCI Local Bus Specification Revision 2.1
5 Volt PCI Signalling Environment
s
DMA Controller
s
High Performance 80960JF Core
s
s
s
s
— Sustained One Instruction/Clock
Execution
— 4 Kbyte Two-Way Set-Associative
Instruction Cache
— 2 Kbyte Direct-Mapped Data Cache
— Sixteen 32-Bit Global Registers
— Sixteen 32-Bit Local Registers
— Programmable Bus Widths:
8-, 16-, 32-Bit
— 1 Kbyte Internal Data RAM
— Local Register Cache
(Eight Available Stack Frames)
— Two 32-Bit On-Chip Timer Units
PCI-to-PCI Bridge Unit
— Primary and Secondary PCI Interfaces
— Two 64-Byte Posting Buffers
— Delayed and Posted Transaction
Support
— Forwards Memory, I/O, Configuration
Commands from PCI Bus to PCI Bus
Two Address Translation Units
— Connects Local Bus to PCI Buses
— Inbound/Outbound Address Translation
Support
— Direct Outbound Addressing Support
Messaging Unit
— Four Message Registers
— Two Doorbell Registers
— Four Circular Queues
— 1004 Index Registers
Memory Controller
— 256 Mbytes of 32- or 36-Bit DRAM
— Interleaved or Non-Interleaved DRAM
— Fast Page-Mode DRAM Support
— Extended Data Out and Burst
— Extended Data Out DRAM Support
— Two Independent Banks for SRAM / ROM
/ Flash (16 Mbytes/Bank; 8- or 32-Bit)
s
s
s
s
Three Independent Channels
PCI Memory Controller Interface
32-Bit Local Bus Addressing
64-Bit PCI Bus Addressing
Independent Interface to Primary and
Secondary PCI Buses
— 132 Mbyte/sec Burst Transfers to PCI
and Local Buses
— Direct Addressing to and from PCI
Buses
— Unaligned Transfers Supported in
Hardware
— Two Channels Dedicated to Primary
PCI Bus
— One Channel Dedicated to Secondary
PCI Bus
I/O APIC Bus Interface Unit
— Multiprocessor Interrupt Management
for Intel Architecture CPUs
(Pentium
®
and Pentium
®
Pro
Processors)
— Dynamic Interrupt Distribution
— Multiple I/O Subsystem Support
I
2
C Bus Interface Unit
— Serial Bus
— Master/Slave Capabilities
— System Management Functions
Secondary PCI Arbitration Unit
— Supports Six Secondary PCI Devices
— Multi-priority Arbitration Algorithm
— External Arbitration Support Mode
Private PCI Device Support
— 352 Ball-Grid Array (HL-PBGA)
—
—
—
—
—
s
SuperBGA* Package
© INTEL CORPORATION, 1997
September, 1997
Order Number:
273001-002
INTEL [ INTEL CORPORATION ]
