欢迎访问ic37.com |
会员登录 免费注册
发布采购

LU82541ER 参数 Datasheet PDF下载

LU82541ER图片预览
型号: LU82541ER
PDF下载: 下载PDF文件 查看货源
内容描述: 82541ER千兆位以太网控制器 [82541ER Gigabit Ethernet Controller]
分类和应用: 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输PC局域网以太网时钟
文件页数/大小: 48 页 / 327 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号LU82541ER的Datasheet PDF文件第2页浏览型号LU82541ER的Datasheet PDF文件第3页浏览型号LU82541ER的Datasheet PDF文件第4页浏览型号LU82541ER的Datasheet PDF文件第5页浏览型号LU82541ER的Datasheet PDF文件第6页浏览型号LU82541ER的Datasheet PDF文件第7页浏览型号LU82541ER的Datasheet PDF文件第8页浏览型号LU82541ER的Datasheet PDF文件第9页  
82541ER Gigabit Ethernet Controller
Networking Silicon
Datasheet
Product Features
PCI Bus
— PCI revision 2.3, 32-bit, 33/66 MHz
— Algorithms that optimally use advanced PCI,
MWI, MRM, and MRL commands
— 3.3 V (5 V tolerant PCI signaling)
MAC Specific
— Low-latency transmit and receive queues
— IEEE 802.3x-compliant flow-control support
with software-controllable thresholds
— Caches up to 64 packet descriptors in a single
burst
— Programmable host memory receive buffers
(256 B to 16 KB) and cache line size (16 B to
256 B)
— Wide, optimized internal data path
architecture
— 64 KB configurable Transmit and Receive
FIFO buffers
PHY Specific
— Integrated for 10/100/1000 Mb/s operation
— IEEE 802.3ab Auto-Negotiation support
— IEEE 802.3ab PHY compliance and
compatibility
— State-of-the-art DSP architecture implements
digital adaptive equalization, echo
cancellation, and cross-talk cancellation
— Automatic polarity detection
— Automatic detection of cable lengths and
MDI vs. MDI-X cable at all speeds
Host Off-Loading
— Transmit and receive IP, TCP, and UDP
checksum off-loading capabilities
— Transmit TCP segmentation
— Advanced packed filtering
— Jumbo frame support up to 16 KB
— Intelligent Interrupt generation (multiple
packets per interrupt)
Manageabiltiy
— Network Device Class Power Management
Specification 1.1
— Compliance with PCI Power Management
1.1 and ACPI 2.0
— SNMP and RMON statistic counters
— D0 and D3 power states
Additional Device
— Four programmable LED outputs
— On-chip power control circuitry
— BIOS LAN Disable pin
— JTAG (IEEE 1149.1) Test Access Port built
in silicon
Lead-free
a
196-pin Ball Grid Array (BGA).
Devices that are lead-free are marked with a
circled “e1” and have the product code:
LUxxxxxx.
a. This device is lead-free. That is, lead has not been intentionally added, but lead may still exist as an impurity at
<1000 ppm. The Material Declaration Data Sheet, which includes lead impurity levels and the concentration of other
Restriction on Hazardous Substances (RoHS)-banned materials, is available at:
ftp://download.intel.com/design/packtech/material_content_IC_Package.pdf#pagemode=bookmarks
In addition, this device has been tested and conforms to the same parametric specifications as previous versions of
the device.
For more information regarding lead-free products from Intel Corporation, contact your Intel Field Sales represen-
tative
Revision 4.1
September 2006