欢迎访问ic37.com |
会员登录 免费注册
发布采购

N80960SA-16 参数 Datasheet PDF下载

N80960SA-16图片预览
型号: N80960SA-16
PDF下载: 下载PDF文件 查看货源
内容描述: 16位突发数据总线的嵌入式32位微处理器 [EMBEDDED 32-BIT MICROPROCESSOR WITH 16-BIT BURST DATA BUS]
分类和应用: 微处理器
文件页数/大小: 39 页 / 369 K
品牌: INTEL [ INTEL CORPORATION ]
 浏览型号N80960SA-16的Datasheet PDF文件第2页浏览型号N80960SA-16的Datasheet PDF文件第3页浏览型号N80960SA-16的Datasheet PDF文件第4页浏览型号N80960SA-16的Datasheet PDF文件第5页浏览型号N80960SA-16的Datasheet PDF文件第6页浏览型号N80960SA-16的Datasheet PDF文件第7页浏览型号N80960SA-16的Datasheet PDF文件第8页浏览型号N80960SA-16的Datasheet PDF文件第9页  
80960SA
EMBEDDED 32-BIT MICROPROCESSOR
WITH 16-BIT BURST DATA BUS
s
High-Performance Embedded
s
Pin Compatible with 80960SB
s
Built-in Interrupt Controller
Architecture
— 20 MIPS* Burst Execution at 20 MHz
— 7.5 MIPS Sustained Execution
at 20 MHz
s
512-Byte On-Chip Instruction Cache
— Direct Mapped
— Parallel Load/Decode for Uncached
Instructions
s
Multiple Register Sets
— Sixteen Global 32-Bit Registers
— Sixteen Local 32-Bit Registers
— Four Local Register Sets Stored
On-Chip
— Register Scoreboarding
— 4 Direct Interrupt Pins
— 31 Priority Levels, 256 Vectors
s
Easy to Use, High Bandwidth 16-Bit Bus
— 32 Mbytes/s Burst
— Up to 16 Bytes Transferred per Burst
s
32-Bit Address Space, 4 Gigabytes
s
80-Lead Quad Flat Pack (EIAJ QFP)
— 84-Lead Plastic Leaded Chip Carrier
(PLCC)
s
Software Compatible with
80960KA/KB/CA/CF Processors
The 80960SA is a member of Intel’s i960
®
32-bit processor family, which is designed especially for low cost
embedded applications. It includes a 512-byte instruction cache and a built-in interrupt controller. The 80960SA
has a large register set, multiple parallel execution units and a 16-bit burst bus. Using advanced RISC
technology, this high performance processor is capable of execution rates in excess of 7.5 million instructions
per second
*
. The 80960SA is well-suited for a wide range of cost sensitive embedded applications including
non-impact printers, network adapters and I/O controllers.
64- BY 32-BIT
LOCAL
REGISTER
CACHE
32-BIT
INSTRUCTION
EXECUTION
UNIT
SIXTEEN
32-BIT GLOBAL
REGISTERS
INSTRUCTION
FETCH UNIT
512-BYTE
INSTRUCTION
CACHE
INSTRUCTION
DECODER
MICRO-
INSTRUCTION
SEQUENCER
MICRO-
INSTRUCTION
ROM
32-BIT
BUS
CONTROL
LOGIC
32-BIT
ADDRESS
16-BIT
BURST
BUS
Figure 1. The 80960SA Processor’s Highly Parallel Architecture
* Relative to Digital Equipment Corporation’s VAX-11/780 at 1 MIPS (VAX-11™ is a trademark of Digital Equipment
Corporation)
Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent
licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.
© INTEL CORPORATION, 1993
November 1993
Order Number: 272206-002