欢迎访问ic37.com |
会员登录 免费注册
发布采购

CP82C55A-5 参数 Datasheet PDF下载

CP82C55A-5图片预览
型号: CP82C55A-5
PDF下载: 下载PDF文件 查看货源
内容描述: CMOS可编程外设接口 [CMOS Programmable Peripheral Interface]
分类和应用:
文件页数/大小: 26 页 / 236 K
品牌: INTERSIL [ Intersil ]
 浏览型号CP82C55A-5的Datasheet PDF文件第4页浏览型号CP82C55A-5的Datasheet PDF文件第5页浏览型号CP82C55A-5的Datasheet PDF文件第6页浏览型号CP82C55A-5的Datasheet PDF文件第7页浏览型号CP82C55A-5的Datasheet PDF文件第9页浏览型号CP82C55A-5的Datasheet PDF文件第10页浏览型号CP82C55A-5的Datasheet PDF文件第11页浏览型号CP82C55A-5的Datasheet PDF文件第12页  
82C55A  
Mode 0 Configurations (Continued)  
CONTROL WORD #12  
CONTROL WORD #14  
D7 D6 D5 D4 D3 D2 D1 D0  
D7 D6 D5 D4 D3 D2 D1 D0  
1
0
0
1
1
0
0
0
1
0
0
1
1
0
1
0
8
4
8
4
PA7 - PA0  
PC7 - PC4  
PA7 - PA0  
PC7 - PC4  
A
A
82C55A  
C
82C55A  
C
D7 - D0  
D7 - D0  
4
8
4
8
PC3 - PC0  
PB7 - PB0  
PC3 - PC0  
PB7 - PB0  
B
B
CONTROL WORD #13  
CONTROL WORD #15  
D7 D6 D5 D4 D3 D2 D1 D0  
D7 D6 D5 D4 D3 D2 D1 D0  
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
1
8
4
8
4
PA7 - PA0  
PC7 - PC4  
PA7 - PA0  
PC7 - PC4  
A
A
82C55A  
C
82C55A  
C
D7 - D0  
D7 - D0  
4
8
4
8
PC3 - PC0  
PB7 - PB0  
PC3 - PC0  
PB7 - PB0  
B
B
Operating Modes  
MODE 1 (PORT A)  
PA7-PA0  
Mode 1 - (Strobed Input/Output). This functional configura-  
tion provides a means for transferring I/O data to or from a  
specified port in conjunction with strobes or “hand shaking”  
signals. In mode 1, port A and port B use the lines on port C  
to generate or accept these “hand shaking” signals.  
8
CONTROL WORD  
D7 D6 D5 D4 D3 D2 D1 D0  
1/0  
INTE  
PC4  
STBA  
A
1
0
1
1
PC5  
IBFA  
PC6, PC7  
1 = INPUT  
0 = OUTPUT  
Mode 1 Basic Function Definitions:  
Two Groups (Group A and Group B)  
INTRA  
I/O  
PC3  
2
RD  
• Each group contains one 8-bit port and one 4-bit  
control/data port  
PC6, PC7  
• The 8-bit data port can be either input or output. Both  
inputs and outputs are latched.  
MODE 1 (PORT B)  
PB7-PB0  
• The 4-bit port is used for control and status of the 8-bit  
port.  
8
CONTROL WORD  
D7 D6 D5 D4 D3 D2 D1 D0  
INTE  
PC2  
Input Control Signal Definition  
B
STBB  
IBFB  
1
1
1
PC1  
(Figures 6 and 7)  
STB (Strobe Input)  
INTRB  
PC0  
A “low” on this input loads data into the input latch.  
RD  
IBF (Input Buffer Full F/F)  
FIGURE 6. MODE 1 INPUT  
A “high” on this output indicates that the data has been  
loaded into the input latch: in essence, and acknowledg-  
ment. IBF is set by STB input being low and is reset by the  
rising edge of the RD input.  
8