欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS42S16100C1-7TL 参数 Datasheet PDF下载

IS42S16100C1-7TL图片预览
型号: IS42S16100C1-7TL
PDF下载: 下载PDF文件 查看货源
内容描述: 512K字×16位×2组( 16兆位)同步动态RAM [512K Words x 16 Bits x 2 Banks (16-MBIT) SYNCHRONOUS DYNAMIC RAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 79 页 / 752 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS42S16100C1-7TL的Datasheet PDF文件第1页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第2页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第3页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第4页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第6页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第7页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第8页浏览型号IS42S16100C1-7TL的Datasheet PDF文件第9页  
IS42S16100C1
ISSI
Speed
Min.
–5
–5
2.4
Max.
5
5
0.4
170
160
140
160
3
4
2
3
40
30
30
170
150
130
150
170
150
130
150
120
100
70
90
120
100
70
90
1
Unit
µA
µA
V
V
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
mA
m
mA
mA
mA
mA
mA
mA
mA
mA
mA
®
DC ELECTRICAL CHARACTERISTICS
(Recommended Operation Conditions unless otherwise noted.)
Symbol Parameter
I
IL
Input Leakage Current
I
OL
V
OH
V
OL
I
CC1
Test Condition
0V
V
IN
VDD, with pins other than
the tested pin at 0V
Output Leakage Current
Output is disabled, 0V
V
OUT
VDD
Output High Voltage Level I
OUT
= –2 mA
Output Low Voltage Level I
OUT
= +2 mA
Operating Current
(1,2)
One Bank Operation,
CAS
latency = 3
Burst Length=1
t
RC
t
RC
(min.)
I
OUT
= 0mA
Precharge Standby CurrentCKE
V
IL
(
MAX
)
t
CK
= t
CK
(
MIN
)
(In Power-Down Mode)
Active Standby Current
CKE
V
IH
(
MIN
)
(In Non Power-Down Mode)
Operating Current
(In Burst Mode)
(1)
t
CK
= t
CK
(
MIN
)
I
OUT
= 0mA
t
CK
=
t
CK
= t
CK
(
MIN
)
t
CK
=
CAS
latency = 3
I
CC2P
I
CC2PS
I
CC3N
I
CC3NS
I
CC4
Com.
Com.
Com.
Ind.
Com.
Ind.
Com.
Ind.
Com.
Ind.
Com.
Com.
Com.
Ind.
Com.
Com.
Com.
Ind.
Com.
Com.
Com.
Ind.
Com.
Com.
Com.
Ind.
CAS
latency = 2
I
CC5
Auto-Refresh Current
t
RC
= t
RC
(
MIN
)
CAS
latency = 3
CAS
latency = 2
I
CC6
Self-Refresh Current
CKE
0.2V
-5
-6
-7
-7
-5
-6
-7
-7
-5
-6
-7
-7
-5
-6
-7
-7
-5
-6
-7
-7
Notes:
1. These are the values at the minimum cycle time. Since the currents are transient, these values decrease as the cycle time
increases. Also note that a bypass capacitor of at least 0.01 µF should be inserted between V
DD
and GND for each
memory chip to suppress power supply voltage noise (voltage drops) due to these transient currents.
2. Icc
1
and Icc
4
depend on the output load. The maximum values for Icc
1
and Icc
4
are obtained with the output open state.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. A
07/21/04
5