欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS42S16400F-7TLI 参数 Datasheet PDF下载

IS42S16400F-7TLI图片预览
型号: IS42S16400F-7TLI
PDF下载: 下载PDF文件 查看货源
内容描述: 1梅格位×16位× 4银行( 64兆位)同步动态RAM [1 Meg Bits x 16 Bits x 4 Banks (64-MBIT) SYNCHRONOUS DYNAMIC RAM]
分类和应用: 存储内存集成电路光电二极管动态存储器时钟
文件页数/大小: 58 页 / 992 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS42S16400F-7TLI的Datasheet PDF文件第2页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第3页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第4页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第5页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第6页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第7页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第8页浏览型号IS42S16400F-7TLI的Datasheet PDF文件第9页  
IS42S16400F
IS45S16400F
1 Meg Bits x 16 Bits x 4 Banks (64-MBIT)
SYNCHRONOUS DYNAMIC RAM
FEATURES
• Clock frequency: 200, 166, 143, 133 MHz
• Fully synchronous; all signals referenced to a
positive clock edge
• Internal bank for hiding row access/precharge
• Single 3.3V power supply
• LVTTL interface
• Programmable burst length
– (1, 2, 4, 8, full page)
• Programmable burst sequence:
Sequential/Interleave
• Self refresh modes
• Auto refresh (CBR)
• 4096 refresh cycles every 64 ms (Com, Ind, A1
grade) or 16ms (A2 grade)
• Random column address every clock cycle
• Programmable CAS latency (2, 3 clocks)
• Burst read/write and burst read/single write
operations capability
• Burst termination by burst stop and precharge
command
OPTIONS
• Package:
54-pin TSOP II
54-ball FBGA (8mm x 8mm)
• Operating Temperature Range
Commercial (0
o
C to +70
o
C)
Industrial (-40
o
C to +85
o
C)
Automotive Grade A1 (-40
o
C to +85
o
C)
Automotive Grade A2 (-40
o
C to +105
o
C)
NOVEMBER 2009
OVERVIEW
ISSI
's 64Mb Synchronous DRAM is organized as 1,048,576
bits x 16-bit x 4-bank for improved performance. The
synchronous DRAMs achieve high-speed data transfer
using pipeline architecture. All inputs and outputs signals
refer to the rising edge of the clock input.
KEY TIMING PARAMETERS
Parameter
Clk Cycle Time
CAS Latency = 3
CAS Latency = 2
Clk Frequency
CAS Latency = 3
CAS Latency = 2
Access Time from Clock
CAS Latency = 3
CAS Latency = 2
-5
5
7.5
200
133
5
6
-6
6
7.5
166
133
5.4
6
-7
7
7.5
143
133
5.4
6
Unit
ns
ns
Mhz
Mhz
ns
ns
ADDRESS TABLE
Parameter
Configuration
Refresh Count
4M x 16
1M x 16 x 4
banks
Com./Ind.
4K/64ms
A1
4K/64ms
A2
4K/16ms
A0-A11
A0-A7
BA0, BA1
A10/AP
Row Addresses
Column Addresses
Bank Address Pins
Auto Precharge Pins
Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no
liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on
any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com
Rev. F
11/09/09
1