欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS61S6432-6PQ 参数 Datasheet PDF下载

IS61S6432-6PQ图片预览
型号: IS61S6432-6PQ
PDF下载: 下载PDF文件 查看货源
内容描述: 64K ×32的同步管道静态RAM [64K x 32 SYNCHRONOUS PIPELINE STATIC RAM]
分类和应用:
文件页数/大小: 19 页 / 141 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS61S6432-6PQ的Datasheet PDF文件第2页浏览型号IS61S6432-6PQ的Datasheet PDF文件第3页浏览型号IS61S6432-6PQ的Datasheet PDF文件第4页浏览型号IS61S6432-6PQ的Datasheet PDF文件第5页浏览型号IS61S6432-6PQ的Datasheet PDF文件第6页浏览型号IS61S6432-6PQ的Datasheet PDF文件第7页浏览型号IS61S6432-6PQ的Datasheet PDF文件第8页浏览型号IS61S6432-6PQ的Datasheet PDF文件第9页  
IS61S6432
64K x 32 SYNCHRONOUS
PIPELINE STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• Power-down control by ZZ input
• JEDEC 100-Pin TQFP and PQFP package
• Single +3.3V power supply
• Two Clock enables and one Clock disable to
eliminate multiple bank bus contention
• Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GNDQ
or VCCQ to alter their power-up state
• Industrial temperature available
ISSI
DESCRIPTION
®
JUNE 2001
The
ISSI
IS61S6432 is a high-speed, low-power
synchronous static RAM designed to provide a burstable,
high-performance, secondary cache for the Pentium™,
680X0™, and PowerPC™ microprocessors. It is organized
as 65,536 words by 32 bits, fabricated with
ISSI
's advanced
CMOS technology. The device integrates a 2-bit burst
counter, high-speed SRAM core, and high-drive capability
outputs into a single monolithic circuit. All synchronous
inputs pass through registers controlled by a positive-edge-
triggered single clock input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one
to four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-DQ8,
BW2
controls DQ9-DQ16,
BW3
controls DQ17-DQ24,
BW4
controls DQ25-DQ32,
conditioned by
BWE
being LOW. A LOW on
GW
input would
cause all bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61S6432 and controlled by the
ADV
(burst address advance) input pin.
Asynchronous signals include output enable (OE), sleep
mode input (ZZ), clock (CLK) and burst mode input (MODE).
A HIGH input on the ZZ pin puts the SRAM in the power-
down state. When ZZ is pulled LOW (or no connect), the
SRAM normally operates after three cycles of the wake-up
period. A LOW input, i.e., GND
Q
, on MODE pin selects
LINEAR Burst. A V
CCQ
(or no connect) on MODE pin selects
INTERLEAVED Burst.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
CLK Access Time
Cycle Time
Frequency
-200
(1)
4
5
200
-166
5
6
166
-133
5
7.5
133
-117
5
8.5
117
-5
5
10
100
-6
6
12
83
-7
7
13
75
-8
8
15
66
Unit
ns
ns
MHz
Note:
1. ADVANCE INFORMATION ONLY.
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. • 1-800-379-4774
Rev.
B
06/28/01
1