欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS61SP25618-5TQ 参数 Datasheet PDF下载

IS61SP25618-5TQ图片预览
型号: IS61SP25618-5TQ
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×16 , 256K ×18同步流水式静态RAM [256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM]
分类和应用: 存储内存集成电路静态存储器时钟
文件页数/大小: 15 页 / 122 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS61SP25618-5TQ的Datasheet PDF文件第2页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第3页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第4页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第5页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第6页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第7页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第8页浏览型号IS61SP25618-5TQ的Datasheet PDF文件第9页  
IS61SP25616
IS61SP25618
256K x 16, 256K x 18 SYNCHRONOUS
PIPELINED STATIC RAM
FEATURES
• Internal self-timed write cycle
• Individual Byte Write Control and Global Write
• Clock controlled, registered address, data and
control
• Pentium™ or linear burst sequence control using
MODE input
• Three chip enables for simple depth expansion
and address pipelining
• Common data inputs and data outputs
• JEDEC 100-Pin TQFP and
119-pin PBGA package
• Single +3.3V, +10%, -5% power supply
• Power-down snooze mode
ISSI
®
APRIL 2001
DESCRIPTION
The
ISSI
IS61SP25616 and IS61SP25618 is a high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 262,144
words by 16 bits and 18 bits, fabricated with
ISSI
's
advanced CMOS technology. The device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. © Copyright 2001, Integrated Silicon Solution, Inc.
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1