欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS62VV25616LL-70MI 参数 Datasheet PDF下载

IS62VV25616LL-70MI图片预览
型号: IS62VV25616LL-70MI
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×16低电压, 1.8V超低功耗CMOS静态RAM [256K x 16 LOW VOLTAGE, 1.8V ULTRA LOW POWER CMOS STATIC RAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 10 页 / 56 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第2页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第3页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第4页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第5页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第6页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第7页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第8页浏览型号IS62VV25616LL-70MI的Datasheet PDF文件第9页  
IS62VV25616LL
256K x 16 LOW VOLTAGE, 1.8V ULTRA
LOW POWER CMOS STATIC RAM
FEATURES
• High-speed access time: 70, 85, ns
• CMOS low power operation
– 36 mW (typical) operating
– 9 µW (typical) CMOS standby
• Single 1.7V- 2.25 V
DD
power supply
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
• Available in the 44-pin TSOP (Type II) and
48-pin mini BGA (7.2mm x 8.7mm)
ISSI
AUGUST 2002
®
DESCRIPTION
The
ISSI
IS62VV25616LL is a high-speed, 4,194,304 bit
static RAMs organized as 262,144 words by 16 bits. They
are fabricated using
ISSI
's high-performance CMOS
technology. This highly reliable process coupled with
innovative circuit design techniques, yields high-
performance and low power consumption devices.
For the IS62VV25616LL, when
CE
is HIGH (deselected)
or
CE
is low and both
LB
and
UB
are HIGH, the device
assumes a standby mode at which the power dissipation
can be reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs,
CE
and
OE.
The active LOW
Write Enable (WE) controls both writing and reading of the
memory. A data byte allows Upper Byte (UB) and Lower
Byte (LB) access.
The IS62VV25616LL is packaged in the JEDEC standard
44-pin TSOP (Type II) and 48-pin mini BGA (7.2mm x 8.7mm).
FUNCTIONAL BLOCK DIAGRAM
A0-A17
DECODER
256K x 16
MEMORY ARRAY
V
DD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CE
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability
arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any
published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. B
08/07/02
1