欢迎访问ic37.com |
会员登录 免费注册
发布采购

IS62WV25616BLL-55BLI 参数 Datasheet PDF下载

IS62WV25616BLL-55BLI图片预览
型号: IS62WV25616BLL-55BLI
PDF下载: 下载PDF文件 查看货源
内容描述: 256K ×16低电压,超低功耗CMOS静态SRAM [256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM]
分类和应用: 存储内存集成电路静态存储器
文件页数/大小: 14 页 / 112 K
品牌: ISSI [ INTEGRATED SILICON SOLUTION, INC ]
 浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第2页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第3页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第4页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第5页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第6页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第7页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第8页浏览型号IS62WV25616BLL-55BLI的Datasheet PDF文件第9页  
IS62WV25616ALL
IS62WV25616BLL
256K x 16 LOW VOLTAGE,
ULTRA LOW POWER CMOS STATIC SRAM
FEATURES
• High-speed access time: 55ns, 70ns
• CMOS low power operation
36 mW (typical) operating
9 µW (typical) CMOS standby
• TTL compatible interface levels
• Single power supply
1.65V--2.2V V
DD
(IS62WV25616ALL)
2.5V--3.6V V
DD
(IS62WV25616BLL)
• Fully static operation: no clock or refresh
required
• Three state outputs
• Data control for upper and lower bytes
• Industrial temperature available
• Lead-free available
ISSI
MAY 2005
®
DESCRIPTION
The
ISSI
IS62WV25616ALL/IS62WV25616BLL are high-
speed, low power, 4M bit SRAMs organized as 256K words
by 16 bits. It is fabricated using
ISSI
's high-performance
CMOS technology. This highly reliable process coupled
with innovative circuit design techniques, yields high-
performance and low power consumption devices.
When
CS1
is HIGH (deselected) or when
CS1
is LOW and
both
LB
and
UB
are HIGH, the device assumes a standby
mode at which the power dissipation can be reduced down
with CMOS input levels.
Easy memory expansion is provided by using Chip Enable
and Output Enable inputs. The active LOW Write Enable
(WE) controls both writing and reading of the memory. A
data byte allows Upper Byte (UB) and Lower Byte (LB)
access.
The IS62WV25616ALL/IS62WV25616BLL are packaged in
the JEDEC standard 44-Pin TSOP (TYPE II) and 48-pin
mini BGA (6mmx8mm).
FUNCTIONAL BLOCK DIAGRAM
A0-A17
DECODER
256K x 16
MEMORY ARRAY
V
DD
GND
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
I/O
DATA
CIRCUIT
COLUMN I/O
CS1
OE
WE
UB
LB
CONTROL
CIRCUIT
Copyright © 2005 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time
without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to
obtain the latest version of this device specification before relying on any published information and before placing orders for products.
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
Rev. C
05/02/05
1