欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL18V10-15LP 参数 Datasheet PDF下载

GAL18V10-15LP图片预览
型号: GAL18V10-15LP
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能E2CMOS PLD通用阵列逻辑 [High Performance E2CMOS PLD Generic Array Logic]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 16 页 / 267 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL18V10-15LP的Datasheet PDF文件第2页浏览型号GAL18V10-15LP的Datasheet PDF文件第3页浏览型号GAL18V10-15LP的Datasheet PDF文件第4页浏览型号GAL18V10-15LP的Datasheet PDF文件第5页浏览型号GAL18V10-15LP的Datasheet PDF文件第6页浏览型号GAL18V10-15LP的Datasheet PDF文件第7页浏览型号GAL18V10-15LP的Datasheet PDF文件第8页浏览型号GAL18V10-15LP的Datasheet PDF文件第9页  
GAL18V10
High Performance E
2
CMOS PLD
Generic Array Logic™
Features
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
— 7.5 ns Maximum Propagation Delay
— Fmax = 111 MHz
— 5.5 ns Maximum from Clock Input to Data Output
— TTL Compatible 16 mA Outputs
— UltraMOS
®
Advanced CMOS Technology
• LOW POWER CMOS
— 75 mA Typical Icc
• ACTIVE PULL-UPS ON ALL PINS
• E CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• TEN OUTPUT LOGIC MACROCELLS
— Uses Standard 22V10 Macrocell Architecture
— Maximum Flexibility for Complex Logic Designs
• PRELOAD AND POWER-ON RESET OF REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
8
Functional Block Diagram
I/CLK
RESET
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
8
OLMC
2
I
I/O/Q
PROGRAMMABLE
AND-ARRAY
(96X36)
8
OLMC
I/O/Q
I
10
OLMC
I/O/Q
10
OLMC
I
I/O/Q
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
Description
The GAL18V10, at 7.5 ns maximum propagation delay time, com-
bines a high performance CMOS process with Electrically Eras-
able (E
2
) floating gate technology to provide a very flexible 20-pin
PLD. CMOS circuitry allows the GAL18V10 to consume much less
power when compared to its bipolar counterparts. The E
2
technol-
ogy offers high speed (<100ms) erase times, providing the ability
to reprogram or reconfigure the device quickly and efficiently.
By building on the popular 22V10 architecture, the GAL18V10
eliminates the learning curve usually associated with using a new
device architecture. The generic architecture provides maximum
design flexibility by allowing the Output Logic Macrocell (OLMC)
to be configured by the user. The GAL18V10 OLMC is fully com-
patible with the OLMC in standard bipolar and CMOS 22V10 de-
vices.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
OLMC
I/O/Q
I
PRESET
Pin Configuration
DIP
PLCC
I
I
2
I
I
I
I
I
8
6
4
I/CLK Vcc
20
18
I/O/Q
I/O/Q
I/CLK
I
I
I
I/O/Q
1
20
Vcc
I/O/Q
GAL
18V10
5
15
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
GAL18V10
Top View
16
I/O/Q
I/O/Q
I
I
I
I
I/O/Q
GND
14
9
11
13
I/O/Q
I/O/Q GND I/O/Q I/O/Q I/O/Q
10
11
I/O/Q
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com
July 1997
18v10_03
1