欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL20V8B-25LP 参数 Datasheet PDF下载

GAL20V8B-25LP图片预览
型号: GAL20V8B-25LP
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能E2CMOS PLD通用阵列Logic⑩ [High Performance E2CMOS PLD Generic Array Logic⑩]
分类和应用: 可编程逻辑器件光电二极管输入元件时钟
文件页数/大小: 25 页 / 578 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL20V8B-25LP的Datasheet PDF文件第2页浏览型号GAL20V8B-25LP的Datasheet PDF文件第3页浏览型号GAL20V8B-25LP的Datasheet PDF文件第4页浏览型号GAL20V8B-25LP的Datasheet PDF文件第5页浏览型号GAL20V8B-25LP的Datasheet PDF文件第6页浏览型号GAL20V8B-25LP的Datasheet PDF文件第7页浏览型号GAL20V8B-25LP的Datasheet PDF文件第8页浏览型号GAL20V8B-25LP的Datasheet PDF文件第9页  
ree
Lead-F ge
P a c k a ns
Optio le!
b
Availa
GAL20V8
High Performance E
2
CMOS PLD
Generic Array Logic™
Features
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
— 5 ns Maximum Propagation Delay
— Fmax = 166 MHz
— 4 ns Maximum from Clock Input to Data Output
— UltraMOS
®
Advanced CMOS Technology
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
— 75mA Typ Icc on Low Power Device
— 45mA Typ Icc on Quarter Power Device
• ACTIVE PULL-UPS ON ALL PINS
• E
2
CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• EIGHT OUTPUT LOGIC MACROCELLS
— Maximum Flexibility for Complex Logic Designs
— Programmable Output Polarity
— Also Emulates 24-pin PAL
®
Devices with Full Function/
Fuse Map/Parametric Compatibility
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
• LEAD-FREE PACKAGE OPTIONS
Functional Block Diagram
I/CLK
I
I
IMUX
CLK
8
OLMC
I
8
I
OLMC
I/O/Q
Select devices have been discontinued.
See Ordering Information section for product status.
I/O/Q
PROGRAMMABLE
AND-ARRAY
(64 X 40)
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I/O/Q
I
8
OLMC
I
8
I/O/Q
OE
I/O/Q
I
I
OLMC
I
IMUX
I/OE
Description
The GAL20V8C, at 5ns maximum propagation delay time, com-
bines a high performance CMOS process with Electrically Eras-
able (E
2
) floating gate technology to provide the highest speed
performance available in the PLD market. High speed erase times
(<100ms) allow the devices to be reprogrammed quickly and ef-
ficiently.
The generic architecture provides maximum design flexibility by
allowing the Output Logic Macrocell (OLMC) to be configured by
the user. An important subset of the many architecture configura-
tions possible with the GAL20V8 are the PAL architectures listed
in the table of the macrocell description section. GAL20V8 devices
are capable of emulating any of these PAL architectures with full
function/fuse map/parametric compatibility.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
Pin Configuration
DIP
PLCC
I/CLK
I/CLK
Vcc
NC
I/O/Q
1
24
Vcc
I
I
I
I/O/Q
I/O/Q
4
I
I
I
NC
I
I
I
11
12
9
7
5
2
28
26
25
I
I
I
I
I
I
I
I
GND
12
6
GAL
20V8
I/O/Q
I/O/Q
I/O/Q
I/O/Q
18
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
13
I/OE
I
I
I
GAL20V8
Top View
23
I/O/Q
NC
21
I/O/Q
I/O/Q
14
16
19
18
I/O/Q
I
I
GND
NC
I/OE
I
Copyright © 2006 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
I/O/Q
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
August 2006
20v8_07
1