欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL20RA10B-20LJ 参数 Datasheet PDF下载

GAL20RA10B-20LJ图片预览
型号: GAL20RA10B-20LJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高速异步E2CMOS PLD通用阵列Logic⑩ [High-Speed Asynchronous E2CMOS PLD Generic Array Logic⑩]
分类和应用: 可编程逻辑输入元件时钟
文件页数/大小: 15 页 / 241 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第2页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第3页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第4页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第5页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第6页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第7页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第8页浏览型号GAL20RA10B-20LJ的Datasheet PDF文件第9页  
GAL20RA10
High-Speed Asynchronous E
2
CMOS PLD
Generic Array Logic™
Features
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
— 7.5 ns Maximum Propagation Delay
— Fmax = 83.3 MHz
— 9 ns Maximum from Clock Input to Data Output
— TTL Compatible 8 mA Outputs
— UltraMOS
®
Advanced CMOS Technology
• 50% to 75% REDUCTION IN POWER FROM BIPOLAR
— 75mA Typical Icc
• ACTIVE PULL-UPS ON ALL PINS
• E
2
CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100 ms)
— 20 Year Data Retention
• TEN OUTPUT LOGIC MACROCELLS
— Independent Programmable Clocks
— Independent Asynchronous Reset and Preset
— Registered or Combinatorial with Polarity
— Full Function and Parametric Compatibility with
PAL20RA10
• PRELOAD AND POWER-ON RESET OF ALL REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— State Machine Control
— Standard Logic Consolidation
— Multiple Clock Logic Designs
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
Functional Block Diagram
PL
8
I
OLMC
I/O/Q
8
I
OLMC
I/O/Q
8
I
OLMC
I/O/Q
PROGRAMMABLE
AND-ARRAY
(80X40)
8
OLMC
I
I/O/Q
8
OLMC
I
I/O/Q
8
OLMC
I
I/O/Q
8
OLMC
I
I/O/Q
8
I
OLMC
I/O/Q
8
I
OLMC
I/O/Q
8
I
OLMC
I/O/Q
Description
The GAL20RA10 combines a high performance CMOS process
with electrically erasable (E
2
) floating gate technology to provide
the highest speed performance available in the PLD market. Lattice
Semiconductor’s E
2
CMOS circuitry achieves power levels as low
as 75mA typical I
CC
which represents a substantial savings in power
when compared to bipolar counterparts. E
2
technology offers high
speed (<100ms) erase times providing the ability to reprogram,
reconfigure or test the devices quickly and efficiently.
The generic architecture provides maximum design flexibility by
allowing the Output Logic Macrocell (OLMC) to be configured by
the user. The GAL20RA10 is a direct parametric compatible CMOS
replacement for the PAL20RA10 device.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacturing. Therefore, Lattice
Semiconductor delivers 100% field programmability and function-
ality of all GAL products. In addition, 100 erase/write cycles and
data retention in excess of 20 years are specified.
OE
Pin Configuration
DIP
PLCC
I/O/Q
I/O/Q
Vcc
PL
NC
PL
I
I
I
25
I/O/Q
I/O/Q
1
24
Vcc
I/O/Q
I/O/Q
4
I
I
I
NC
I
I
I
11
12
9
7
5
2
28
26
I
I
I
I
I
I
I
GND
GAL
20RA10
6
18
I
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
GAL20RA10
Top View
14
16
23
I/O/Q
NC
21
I/O/Q
I/O/Q
19
18
I/O/Q
GND
OE
I
I
I/O/Q
I/O/Q
NC
12
13
OE
Copyright © 1997 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 681-0118; 1-888-ISP-PLDS; FAX (503) 681-3037; http://www.latticesemi.com
July 1997
20ra10_02
1