欢迎访问ic37.com |
会员登录 免费注册
发布采购

GAL26CV12C-7LJ 参数 Datasheet PDF下载

GAL26CV12C-7LJ图片预览
型号: GAL26CV12C-7LJ
PDF下载: 下载PDF文件 查看货源
内容描述: 高性能E2CMOS PLD通用阵列逻辑 [High Performance E2CMOS PLD Generic Array Logic]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 17 页 / 256 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第2页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第3页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第4页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第5页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第6页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第7页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第8页浏览型号GAL26CV12C-7LJ的Datasheet PDF文件第9页  
GAL26CV12
High Performance E
2
CMOS PLD
Generic Array Logic™
Features
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
— 7.5 ns Maximum Propagation Delay
— Fmax = 142.8 MHz
— 4.5ns Maximum from Clock Input to Data Output
— TTL Compatible 16 mA Outputs
— UltraMOS
®
Advanced CMOS Technology
• ACTIVE PULL-UPS ON ALL PINS
• LOW POWER CMOS
— 90 mA Typical Icc
• E CELL TECHNOLOGY
— Reconfigurable Logic
— Reprogrammable Cells
— 100% Tested/100% Yields
— High Speed Electrical Erasure (<100ms)
— 20 Year Data Retention
• TWELVE OUTPUT LOGIC MACROCELLS
— Uses Standard 22V10 Macrocells
— Maximum Flexibility for Complex Logic Designs
• PRELOAD AND POWER-ON RESET OF REGISTERS
— 100% Functional Testability
• APPLICATIONS INCLUDE:
— DMA Control
— State Machine Control
— High Speed Graphics Processing
— Standard Logic Speed Upgrade
• ELECTRONIC SIGNATURE FOR IDENTIFICATION
2
Functional Block Diagram
I/CLK
RESET
INPUT
8
I
8
I
8
I
8
I
OLMC
I/O/Q
OLMC
I/O/Q
OLMC
I/O/Q
PROGRAMMABLE
AND-ARRAY
(122X52)
OLMC
I/O/Q
10
OLMC
I/O/Q
I
12
OLMC
I/O/Q
I
12
OLMC
I/O/Q
I
10
OLMC
I/O/Q
I
8
I
8
I
8
I
8
I
OLMC
I/O/Q
OLMC
I/O/Q
OLMC
I/O/Q
OLMC
PRESET
I/O/Q
Description
The GAL26CV12, at 7.5 ns maximum propagation delay time,
combines a high performance CMOS process with Electrically
Erasable (E
2
) floating gate technology to provide the highest
performance 28-pin PLD available on the market. E
2
technology
offers high speed (<100ms) erase times, providing the ability to
reprogram or reconfigure the device quickly and efficiently.
Expanding upon the industry standard 22V10 architecture, the
GAL26CV12 eliminates the learning curve typically associated with
using a new device architecture. The generic architecture provides
maximum design flexibility by allowing the Output Logic Macrocell
(OLMC) to be configured by the user. The GAL26CV12 OLMC is
fully compatible with the OLMC in standard bipolar and CMOS
22V10 devices.
Unique test circuitry and reprogrammable cells allow complete AC,
DC, and functional testing during manufacture. As a result, Lattice
Semiconductor delivers100% field programmability and functionality
of all GAL products. In addition, 100 erase/write cycles and data
retention in excess of 20 years are specified.
Pin Configuration
DIP
PLCC
I/CLK
I/O/Q
I/O/Q
I/CLK
I
I
I
I
1
28
I
I/O/Q
I/O/Q
4
2
28
26
25
I
I
VCC
I
I
I
I
5
I/O/Q
I/O/Q
I/O/Q
I/O/Q
GND
I/O/Q
I/O/Q
I
Vcc
I
I
I
I
I
I
I
7
GAL
26CV12
21
I
I/O/Q
I/O/Q
I/O/Q
I/O/Q
GND
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
I
7
I
GAL26CV12
Top View
12
14
16
23
9
21
11
19
18
I/O/Q
I/O/Q
I/O/Q
I/O/Q
I
I
I
14
15
I/O/Q
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
June 2000
26cv12_03
1