欢迎访问ic37.com |
会员登录 免费注册
发布采购

ISPLSI5256VE-100LT128 参数 Datasheet PDF下载

ISPLSI5256VE-100LT128图片预览
型号: ISPLSI5256VE-100LT128
PDF下载: 下载PDF文件 查看货源
内容描述: 在系统可编程3.3V超宽高密度PLD [In-System Programmable 3.3V SuperWIDE High Density PLD]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 24 页 / 246 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第2页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第3页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第4页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第5页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第6页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第7页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第8页浏览型号ISPLSI5256VE-100LT128的Datasheet PDF文件第9页  
ispLSI 5256VE
®
In-System Programmable
3.3V SuperWIDE™ High Density PLD
Features
• Second Generation SuperWIDE HIGH DENSITY
IN-SYSTEM PROGRAMMABLE LOGIC DEVICE
— 3.3V Power Supply
— User Selectable 3.3V/2.5V I/O
— 12000 PLD Gates / 256 Macrocells
— Up to 144 I/O Pins
— 256 Registers
— High-Speed Global Interconnect
— SuperWIDE Generic Logic Block (32 Macrocells) for
Optimum Performance
— SuperWIDE Input Gating (68 Inputs) for Fast
Counters, State Machines, Address Decoders, etc.
— PCB Efficient Ball Grid Array (BGA) Package Options
— Interfaces with Standard 5V TTL Devices
• HIGH PERFORMANCE E
2
CMOS
®
TECHNOLOGY
f
max
= 165 MHz Maximum Operating Frequency
t
pd
= 6.0 ns Propagation Delay
— TTL/3.3V/2.5V Compatible Input Thresholds and
Output Levels
— Electrically Erasable and Reprogrammable
— Non-Volatile
— Programmable Speed/Power Logic Path Optimization
• IN-SYSTEM PROGRAMMABLE
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
• 100% IEEE 1149.1 BOUNDARY SCAN TESTABLE AND
3.3V IN-SYSTEM PROGRAMMABLE
• ARCHITECTURE FEATURES
— Enhanced Pin-Locking Architecture with Single-
Level Global Routing Pool and SuperWIDE GLBs
— Wrap Around Product Term Sharing Array Supports
up to 35 Product Terms Per Macrocell
— Macrocells Support Concurrent Combinatorial and
Registered Functions
— Macrocell Registers Feature Multiple Control
Options Including Set, Reset and Clock Enable
— Four Dedicated Clock Input Pins Plus Macrocell
Product Term Clocks
— Programmable I/O Supports Programmable Bus
Hold, Pull-up, Open Drain and Slew Rate Options
— Four Global Product Term Output Enables, Two
Global OE Pins and One Product Term OE per
Macrocell
Functional Block Diagram
Input Bus
Generic
Logic Block
Input Bus
Generic
Logic Block
Boundary
Scan
Interface
Generic
Logic Block
Generic
Logic Block
Input Bus
Input Bus
Global Routing Pool
(GRP)
Generic
Logic Block
Generic
Logic Block
Input Bus
Input Bus
Generic
Logic Block
Generic
Logic Block
Input Bus
Input Bus
ispLSI 5000VE Description
The ispLSI 5000VE Family of In-System Programmable
High Density Logic Devices is based on Generic Logic
Blocks (GLBs) of 32 registered macrocells and a single
Global Routing Pool (GRP) structure interconnecting the
GLBs.
Outputs from the GLBs drive the Global Routing Pool
(GRP) between the GLBs. Switching resources are pro-
vided to allow signals in the Global Routing Pool to drive
any or all the GLBs in the device. This mechanism allows
fast, efficient connections across the entire device.
Each GLB contains 32 macrocells and a fully populated,
programmable AND-array with 160 logic product terms
and three extra control product terms. The GLB has 68
inputs from the Global Routing Pool which are available
in both true and complement form for every product term.
The 160 product terms are grouped in 32 sets of five and
sent into a Product Term Sharing Array (PTSA) which
allows sharing up to a maximum of 35 product terms for
a single function. Alternatively, the PTSA can be by-
passed for functions of five product terms or less. The
three extra product terms are used for shared controls:
reset, clock, clock enable and output enable.
Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
January 2002
5256ve_10
1