ispPAC 10
®
In-System Programmable Analog Circuit
Features
• IN-SYSTEM PROGRAMMABLE (ISP™) ANALOG CIRCUIT
— Four Instrument Amplifier Gain/Attenuation Stages
— Signal Summation (Up to 4 Inputs)
— Precision Active Filtering (10kHz to 100kHz)
— No External Components Needed for Configuration
— Non-Volatile E
2
CMOS
®
Cells (10,000 Cycles)
— IEEE 1149.1 JTAG Serial Port Programming
• FOUR LINEAR ELEMENT BUILDING BLOCKS
— Programmable Gain Range (0dB to 80dB)
— Bandwidth of 550kHz (G=1), 330kHz (G=10)
— Low Distortion (THD < -74dB max @ 10kHz)
— Auto-Calibrated Input Offset Voltage
• TRUE DIFFERENTIAL I/O (
±
3V RANGE)
— High CMR (69dB) Instrument Amplifier Inputs
— 2.5V Common Mode Reference on Chip
— Four Rail-to-Rail Voltage Outputs
• 28-PIN PLASTIC DIP OR SOIC PACKAGE
— Single Supply 5V Operation
• APPLICATIONS INCLUDE INTEGRATED:
— Single +5V Supply Signal Conditioning
— Active Filters, Gain Stages, Summing Blocks
— Analog Front Ends, 12-Bit Data Acq. Systems
— Sensor Signal Conditioning
Functional Block Diagram
OUT2+
OUT2–
IN2+
IN2–
TDI
TRST
VS
TDO
TCK
1
2
3
4
5
6
7
8
9
IA
IA
IA
IA
OA
OA
28 OUT1+
27 OUT1–
26 IN1+
IA
IA
25 IN1–
24 TEST
23 TEST
Configuration Memory
Analog Routing Pool
Reference & Auto-Calibration
22 VREF
OUT
21 GND
20 CAL
IA
IA
19 CMV
IN
18 IN3–
17 IN3+
16 OUT3–
TMS 10
IN4– 11
IN4+ 12
OUT4– 13
OUT4+ 14
Description
The ispPAC10 is a member of the Lattice family of In-
System Programmable analog circuits, digitally configured
via nonvolatile E
2
CMOS technology.
Analog function modules, called PACblocks™, replace
traditional analog components such as op amps and
active filters, eliminating the need for most external
resistors and capacitors. With no requirement for exter-
nal configuration components, ispPAC10 expedites the
design process, simplifying prototype circuit implemen-
tation and change, while providing high performance and
integrated functionality.
Designers configure the ispPAC10 and verify its perfor-
mance using PAC-Designer
®
, an easy-to-use, Microsoft
Windows
®
compatible development tool. Device pro-
gramming is supported using PC parallel port I/O
operations. A library of configurations is included with basic
solutions and examples of advanced circuit techniques.
The ispPAC10 is configured through its IEEE Standard
1149.1 (JTAG) compliant serial port. The flexible In-
System Programming capability enables programming,
verification and reconfiguration if desired, directly on the
printed circuit board.
OA
OA
15 OUT3+
Typical Application Diagram
5V
Vin
5V
12-Bit
Differential
Input ADC
Ain+
Ain-
Ref+
Ref-
ispPAC10
Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
September 2000
pac10_04
1
LATTICE [ LATTICE SEMICONDUCTOR ]
