FINAL
COM’L: -12/15/20
IND: -14/18/24
MACH215-12/15/20
High-Density EE CMOS Programmable Logic
DISTINCTIVE CHARACTERISTICS
s
s
s
s
44 Pins
32 Output Macrocells
32 Input Macrocells
Product terms for:
— Individual flip-flop clock
— Individual asynchronous reset, preset
— Individual output enable
12 ns t
PD
Commercial
14.5 ns t
PD
Industrial
67 MHz f
CNT
s
s
s
s
s
s
Lattice Semiconductor
38 Inputs with pull-up resistors
32 Outputs
64 Flip-flops
For asynchronous and synchronous
applications
4 “PAL22RA8” blocks with buried macrocells
Pin-compatible with MACH110, MACH111,
MACH210, and MACH211
s
s
GENERAL DESCRIPTION
The MACH215 is a member of the high-performance
EE CMOS MACH device family. This device has
approximately three times the capability of the popular
PAL20RA10 without loss of speed. This device is
designed for use in asynchronous as well as synchro-
nous applications.
The MACH215 consists of four PAL blocks intercon-
nected by a programmable switch matrix. The four PAL
blocks are essentially “PAL22RA8” structures complete
with product-term arrays and programmable macro-
cells, individual register control product terms, and input
registers. The switch matrix connects the PAL blocks to
each other and to all input pins, providing a high degree
of connectivity between the fully-connected PAL blocks.
This allows designs to be placed and routed efficiently.
The MACH215 has two kinds of macrocell: output and
input. The MACH215 output macrocell provides regis-
tered, latched, or combinatorial outputs with program-
mable polarity. If a registered configuration is chosen,
the register can be configured as D-type or T-type to
help reduce the number of product terms. The register
type decision can be made by the designer or by the
software. Each macrocell has its own dedicated clock,
asynchronous reset, and asynchronous preset control.
The polarity of the clock signal is programmable. All
output macrocells can be connected to an I/O cell.
The MACH215 has dedicated input macrocells which
provide input registers or latches for synchronizing input
signals and reducing setup time requirements.
Publication#
16751
Rev.
E
Amendment/0
Issue Date:
May 1995
LATTICE [ LATTICE SEMICONDUCTOR ]
