欢迎访问ic37.com |
会员登录 免费注册
发布采购

PALCE16V8H-7JC/5 参数 Datasheet PDF下载

PALCE16V8H-7JC/5图片预览
型号: PALCE16V8H-7JC/5
PDF下载: 下载PDF文件 查看货源
内容描述: EE CMOS零功耗的20引脚通用可编程阵列逻辑 [EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic]
分类和应用:
文件页数/大小: 32 页 / 611 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第1页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第2页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第3页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第4页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第6页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第7页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第8页浏览型号PALCE16V8H-7JC/5的Datasheet PDF文件第9页  
Programmable Output Polarity
The polarity of each macrocell can be active-high or active-low, either to match output signal
needs or to reduce product terms. Programmable polarity allows Boolean expressions to be
written in their most compact form (true or inverted), and the output can still be of the desired
polarity. It can also save “DeMorganizing” efforts.
Selection is through a programmable bit SL1
x
which controls an exclusive-OR gate at the output
of the AND/OR logic. The output is active high if SL1
x
is 1 and active low if SL1
x
is 0.
U
SE
G
N AL
EW D
EV
D
ES IC
IG ES
N F
S O
PALCE16V8 and PALCE16V8Z Families
R
5