欢迎访问ic37.com |
会员登录 免费注册
发布采购

PALCE16V8H-5JC/5 参数 Datasheet PDF下载

PALCE16V8H-5JC/5图片预览
型号: PALCE16V8H-5JC/5
PDF下载: 下载PDF文件 查看货源
内容描述: EE CMOS零功耗的20引脚通用可编程阵列逻辑 [EE CMOS Zero-Power 20-Pin Universal Programmable Array Logic]
分类和应用: 可编程逻辑器件输出元件输入元件时钟
文件页数/大小: 32 页 / 611 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第2页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第3页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第4页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第5页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第6页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第7页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第8页浏览型号PALCE16V8H-5JC/5的Datasheet PDF文件第9页  
PALCE16V8
PALCE16V8Z
COM’L:H-5/7/10/15/25, Q-10/15/25 IND:H-10/15/25, Q-20/25
COM’L:-25
IND:-12/15/25
PALCE16V8 and PALCE16V8Z Families
EE CMOS (Zero-Power) 20-Pin Universal
Programmable Array Logic
DISTINCTIVE CHARACTERISTICS
x
Pin and function compatible with all 20-pin PAL
®
devices
x
Electrically erasable CMOS technology provides reconfigurable logic and full testability
x
High-speed CMOS technology
GENERAL DESCRIPTION
The PALCE16V8 is an advanced PAL device built with low-power, high-speed, electrically-
erasable CMOS technology. It is functionally compatible with all 20-pin GAL devices. The
macrocells provide a universal device architecture. The PALCE16V8 will directly replace the
PAL16R8, with the exception of the PAL16C1.
The PALCE16V8Z provides zero standby power and high speed. At 30-µA maximum standby
current, the PALCE16V8Z allows battery-powered operation for an extended period.
The PALCE16V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to
implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic
can always be reduced to sum-of-products form, taking advantage of the very wide input gates
available in PAL devices. The equations are programmed into the device through floating-gate
cells in the AND logic array that can be erased electrically.
The fixed OR array allows up to eight data product terms per output for logic functions. The
sum of these products feeds the output macrocell. Each macrocell can be programmed as
registered or combinatorial with an active-high or active-low output. The output configuration
is determined by two global bits and one local bit controlling four multiplexers in each
macrocell.
Publication#
16493
Amendment/0
Rev: F
Issue Date:
September 2000
U
SE
G
N AL
EW D
EV
D
ES IC
IG ES
N F
S O
R
x
x
x
x
x
x
x
x
x
x
x
— 5-ns propagation delay for “-5” version
— 7.5-ns propagation delay for “-7” version
Direct plug-in replacement for the PAL16R8 series
Outputs programmable as registered or combinatorial in any combination
Peripheral Component Interconnect (PCI) compliant
Programmable output polarity
Programmable enable/disable control
Preloadable output registers for testability
Automatic register reset on power up
Cost-effective 20-pin plastic DIP, PLCC, and SOIC packages
Extensive third-party software and programmer support
Fully tested for 100% programming and functional yields and high reliability
5-ns version utilizes a split leadframe for improved performance