欢迎访问ic37.com |
会员登录 免费注册
发布采购

PALCE22V10H-5JC/5 参数 Datasheet PDF下载

PALCE22V10H-5JC/5图片预览
型号: PALCE22V10H-5JC/5
PDF下载: 下载PDF文件 查看货源
内容描述: 24引脚EE CMOS (零功耗)多功能PAL器件 [24-Pin EE CMOS (Zero Power) Versatile PAL Device]
分类和应用: 可编程逻辑器件输入元件时钟
文件页数/大小: 34 页 / 662 K
品牌: LATTICE [ LATTICE SEMICONDUCTOR ]
 浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第2页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第3页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第4页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第5页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第6页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第7页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第8页浏览型号PALCE22V10H-5JC/5的Datasheet PDF文件第9页  
PALCE22V10 COM'L: H-5/7/10/15/25,Q-10/15/25 IND: H-10/15/20/25
PALCE22V10Z COM'L: -25
IND: -15/25
PALCE22V10 and PALCE22V10Z
Families
24-Pin EE CMOS (Zero Power) Versatile PAL Device
DISTINCTIVE CHARACTERISTICS
x
As fast as 5-ns propagation delay and 142.8 MHz f
MAX
(external)
x
Low-power EE CMOS
x
10 macrocells programmable as registered or combinatorial, and active high or active low to
x
x
x
x
x
x
x
match application needs
Varied product term distribution allows up to 16 product terms per output for complex
functions
Peripheral Component Interconnect (PCI) compliant (-5/-7/-10)
Global asynchronous reset and synchronous preset for initialization
Power-up reset for initialization and register preload for testability
Extensive third-party software and programmer support
24-pin SKINNY DIP, 24-pin SOIC, and 28-pin PLCC
5-ns and 7.5-ns versions utilize split leadframes for improved performance
GENERAL DESCRIPTION
The PALCE22V10 provides user-programmable logic for replacing conventional SSI/MSI gates and
flip-flops at a reduced chip count.
The PALCE22V10Z is an advanced PAL
®
device built with zero-power, high-speed, electrically-
erasable CMOS technology. It provides user-programmable logic for replacing conventional zero-
power CMOS SSI/MSI gates and flip-flops at a reduced chip count.
The PALCE22V10Z provides zero standby power and high speed. At 30 µA maximum standby
current, the PALCE22V10Z allows battery-powered operation for an extended period.
The PAL device implements the familiar Boolean logic transfer function, the sum of products. The
PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed
to create custom product terms, while the OR array sums selected terms at the outputs.
The product terms are connected to the fixed OR array with a varied distribution from 8 to16 across
the outputs (see Block Diagram). The OR sum of the products feeds the output macrocell. Each
macrocell can be programmed as registered or combinatorial, and active-high or active low. The
output configuration is determined by two bits controlling two multiplexers in each macrocell.
Publication#
16564
Amendment/0
Rev:
E
Issue Date:
November 1998