欢迎访问ic37.com |
会员登录 免费注册
发布采购

GM71S4400CLR-80 参数 Datasheet PDF下载

GM71S4400CLR-80图片预览
型号: GM71S4400CLR-80
PDF下载: 下载PDF文件 查看货源
内容描述: 1,048,576字× 4BIT CMOS动态RAM [1,048,576 WORDS x 4BIT CMOS DYNAMIC RAM]
分类和应用:
文件页数/大小: 9 页 / 107 K
品牌: LG [ LG SEMICON CO.,LTD. ]
 浏览型号GM71S4400CLR-80的Datasheet PDF文件第1页浏览型号GM71S4400CLR-80的Datasheet PDF文件第2页浏览型号GM71S4400CLR-80的Datasheet PDF文件第3页浏览型号GM71S4400CLR-80的Datasheet PDF文件第4页浏览型号GM71S4400CLR-80的Datasheet PDF文件第5页浏览型号GM71S4400CLR-80的Datasheet PDF文件第6页浏览型号GM71S4400CLR-80的Datasheet PDF文件第7页浏览型号GM71S4400CLR-80的Datasheet PDF文件第9页  
LG Semicon
GM71C(S)4400C/CL
10. t
WCS
, t
RWD
, t
CWD
t
CPW
and t
AWD
are not restrictive operating parameters. They are included in the
data sheet as electrical characteristics only; if t
WCS
>=t
WCS
(min), the cycle is an early write cycle
and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if
t
RWD
>=t
RWD
(min), t
CWD
>=t
CWD
(min), t
AWD
>=t
AWD
(min) and t
CPW
>=t
CPW
(min), the cycle is a read-
modify-write and the data output will contain data read from the selected cell; if neither of the
above sets of conditions is satisfied, the condition of the data out (at access time) is
indeterminate.
11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading
edge in delayed write or a read modify write cycle.
12. t
RASP
defines RAS pulse width in fast page mode cycles.
13. Access time is determined by the longer of t
AA
or t
CAC
or t
ACP
.
14. An initial pause of 100us is required after power up followed by a minimum of eight
initialization cycles (RAS only refresh cycle or CAS before RAS refresh cycle). If the internal
refresh counter is used, a minimum of eight CAS before RAS refresh cycles is required.
15. In delayed write or read-modify-write cycles, OE must disable output buffer prior to applying
data to the device.
16. Test mode operation specified in this data sheet is 2-bit test function controlled by control
address bits - - - CA0. This test mode operation can be performed by WE-and-CAS-before-RAS
(WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read
cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the
condition of the output data is low level. In order to end this test mode operation, perform a RAS
only refresh cycle or a CAS-before-RAS refresh cycle.
17. In a test mode read cycle, the value of t
RAC
, t
AA
, t
CAC,
t
OAC
and t
ACP
is delayed for 2ns to 5ns for
the specified value. These parameters should be specified in test mode cycles by adding the
above value to the specified value in this data sheet.
8