欢迎访问ic37.com |
会员登录 免费注册
发布采购

LF48212JC25 参数 Datasheet PDF下载

LF48212JC25图片预览
型号: LF48212JC25
PDF下载: 下载PDF文件 查看货源
内容描述: 图形/视频支持电路\n [Graphic/Video Support Circuit ]
分类和应用: 外围集成电路时钟
文件页数/大小: 9 页 / 61 K
品牌: LOGIC [ LOGIC DEVICES INCORPORATED ]
 浏览型号LF48212JC25的Datasheet PDF文件第2页浏览型号LF48212JC25的Datasheet PDF文件第3页浏览型号LF48212JC25的Datasheet PDF文件第4页浏览型号LF48212JC25的Datasheet PDF文件第5页浏览型号LF48212JC25的Datasheet PDF文件第6页浏览型号LF48212JC25的Datasheet PDF文件第7页浏览型号LF48212JC25的Datasheet PDF文件第8页浏览型号LF48212JC25的Datasheet PDF文件第9页  
LF48212
DEVICES INCORPORATED
12 x 12-bit Alpha Mixer
LF48212
DEVICES INCORPORATED
12 x 12-bit Alpha Mixer
DESCRIPTION
The LF48212 is a high-speed video
alpha mixer capable of mixing video
signals at real-time video rates. It
takes two 12-bit video signals and
mixes them together using an alpha
mix factor. Alpha determines the
weighting that each video signal
receives during the mix operation.
The input video data can be in either
unsigned or two’s complement
format, but both inputs must be in the
same format. Independently con-
trolled programmable delay stages are
provided for the input and control
signals to allow for allignment of
input data if necessary. The delay
stages can be programmed to have
from 0 to 7 delays. The 13-bit output
of the alpha mixer is registered with
three-state drivers and may be
rounded to 8, 10, 12, or 13-bits.
FEATURES
u
50 MHz Data and Computation
Rate
u
Two’s Complement or Unsigned
Operands
u
On-board Programmable Delay
Stages
u
Programmable Output Rounding
u
Replaces Harris HSP48212
u
Package Styles Available:
• 68-pin PLCC, J-Lead
• 64-pin PQFP
LF48212 B
LOCK
D
IAGRAM
α
11-0
12
DINA
11-0
12
DINB
11-0
12
BYPASS
DEL
LD
DELAY CONTROL
REGISTER
15
0-7
0-7
0-7
FORMAT
FORMAT
α
CLK
MIXEN
OE
1.0 –
α
ADJUST
TC
0-7
4
FORMAT
RND
1-0
0-7
2
4
13
NOTE: NUMBERS IN REGISTERS INDICATE
NUMBER OF PIPELINE DELAYS.
DOUT
12-0
Video Imaging Products
1
08/16/2000–LDS.48212-F