欢迎访问ic37.com |
会员登录 免费注册
发布采购

LMU216JC20 参数 Datasheet PDF下载

LMU216JC20图片预览
型号: LMU216JC20
PDF下载: 下载PDF文件 查看货源
内容描述: 16× 16位并行乘法器 [16 x 16-bit Parallel Multiplier]
分类和应用:
文件页数/大小: 7 页 / 190 K
品牌: LOGIC [ LOGIC DEVICES INCORPORATED ]
 浏览型号LMU216JC20的Datasheet PDF文件第2页浏览型号LMU216JC20的Datasheet PDF文件第3页浏览型号LMU216JC20的Datasheet PDF文件第4页浏览型号LMU216JC20的Datasheet PDF文件第5页浏览型号LMU216JC20的Datasheet PDF文件第6页浏览型号LMU216JC20的Datasheet PDF文件第7页  
LMU16/216
DEVICES INCORPORATED
16 x 16-bit Parallel Multiplier
LMU16/216
DEVICES INCORPORATED
16 x 16-bit Parallel Multiplier
DESCRIPTION
The
LMU16
and
LMU216
are high-
speed, low power 16-bit parallel
multipliers. The LMU16 and
LMU216 are functionally identical;
they differ only in packaging.
The LMU16 and LMU216 produce
the 32-bit product of two 16-bit
numbers. Data present at the A
inputs, along with the TCA control
bit, is loaded into the A register on
the rising edge of CLK A. B data
and the TCB control bit are
similarly loaded by CLK B. The
TCA and TCB controls specify the
A and B operands as two’s
complement when HIGH, or
unsigned magnitude when LOW.
RND is loaded on the rising edge of
the logical OR of CLK A and CLK B.
RND, when HIGH, adds ‘1’ to the
most significant bit position of the
least significant half of the product.
Subsequent truncation of the 16 least
significant bits produces a result
correctly rounded to 16-bit precision.
At the output, the Right Shift control
(RS) selects either of two output
formats. RS LOW produces a 31-bit
product with a copy of the sign bit
inserted in the MSB postion of the
least significant half. RS HIGH gives a
full 32-bit product. Two 16-bit output
registers are provided to hold the
most and least significant halves of the
result (MSP and LSP) as defined by
RS. These registers are loaded on the
rising edge of CLK M and CLK L
respectively. For asynchronous
output, these registers may be made
transparent by setting the feed
through control (FT) HIGH.
The two halves of the product may be
routed to a single 16-bit three-state
output port (MSP) via a multiplexer.
MSPSEL LOW causes the MSP
outputs to be driven by the most
significant half of the result. MSPSEL
HIGH routes the least significant half
of the result to the MSP outputs. In
addition, the LSP is available via the B
port through a separate three-state
buffer.
The output multiplexer control
MSPSEL uses a pin which is a supply
ground in the Fairchild MPY016H/
TMC216H. When this control is LOW
(GND), the function is that of the
MPY016H/TMC216H, thus allowing
full compatibility.
FEATURES
u
20 ns Worst-Case Multiply Time
u
Low Power CMOS Technology
u
Replaces Fairchild MPY016/TMC216,
Cypress CY7C516, IDT 7216L, and
AMD Am29516
u
Two’s Complement, Unsigned, or
Mixed Operands
u
Three-State Outputs
u
68-pin PLCC, J-Lead
LMU16/216 B
LOCK
D
IAGRAM
B
15-0
/
R
15-0
TCA
A
15-0
16
CLK A
CLK B
A REGISTER
TCB
16
B REGISTER
RND
REGISTER
32
RS
FORMAT ADJUST
16
FT
CLK M
RESULT
16
REGISTER
CLK L
MSPSEL
OEM
16
R
31-16
16
OEL
Multipliers
1
08/16/2000–LDS.16/216-N