欢迎访问ic37.com |
会员登录 免费注册
发布采购

LMU8UJC35 参数 Datasheet PDF下载

LMU8UJC35图片预览
型号: LMU8UJC35
PDF下载: 下载PDF文件 查看货源
内容描述: 8 ×8位并行乘法器 [8 x 8-bit Parallel Multiplier]
分类和应用:
文件页数/大小: 7 页 / 178 K
品牌: LOGIC [ LOGIC DEVICES INCORPORATED ]
 浏览型号LMU8UJC35的Datasheet PDF文件第2页浏览型号LMU8UJC35的Datasheet PDF文件第3页浏览型号LMU8UJC35的Datasheet PDF文件第4页浏览型号LMU8UJC35的Datasheet PDF文件第5页浏览型号LMU8UJC35的Datasheet PDF文件第6页浏览型号LMU8UJC35的Datasheet PDF文件第7页  
LMU08/8U
DEVICES INCORPORATED
8 x 8-bit Parallel Multiplier
LMU08/8U
DEVICES INCORPORATED
8 x 8-bit Parallel Multiplier
DESCRIPTION
The
LMU08
and
LMU8U
are high-
speed, low power 8-bit parallel
multipliers. They are pin-for-pin
equivalents with TRW
TMC208K
and
TMC28KU
type multipliers. Full
military ambient temperature range
operation is attained by the use of
advanced CMOS technology.
This facilitates use of the LMU08
product as a double precision operand
in 8-bit systems. The LMU8U oper-
ates on unsigned data, producing an
unsigned magnitude result.
FEATURES
u
u
u
u
u
20 ns Worst-Case Multiply Time
Low Power CMOS Technology
LMU08 Replaces TRW TMC208K
LMU8U Replaces TRW TMC28KU
Two’s Complement (LMU08), or
Unsigned Operands (LMU8U)
u
Three-State Outputs
u
Package Styles Available:
• 40-pin PDIP
• 44-pin PLCC, J-Lead
LMU08/8U B
LOCK
D
IAGRAM
CLK A
CLK B
Both the LMU08 and the LMU8U
feature independently controlled
registers for both inputs and the
product, which along with three-state
Both the LMU08 and the LMU8U
produce the 16-bit product of two
outputs allows easy interfacing with
8-bit numbers. The LMU08 accepts
microprocessor busses. Provision is
operands in two’s complement format, made in the LMU08 and LMU8U for
proper rounding of the product to
and produces a two’s complement
result. The product is provided in two 8-bit precision. The round input is
halves with the sign bit replicated as
loaded at the rising edge of the logical
the most significant bit of both halves. OR of CLK A and CLK B for the
LMU08. The LMU8U latches RND on
the rising edge of CLK A only. In
either case, a ‘1’ is added in the most
significant position of the lower
A
7-0
B
7-0
product byte when RND is asserted.
8
8
Subsequent truncation of the least
significant product byte results in a
B REGISTER
A REGISTER
correctly rounded 8-bit result.
LMU08 Only
REGISTER
RND
16
8
8
CLK R
RESULT
REGISTER
OEM
8
R
15-8
8
R
7-0
OEL
Multipliers
1
08/16/2000–LDS.08/8U-R