®
LY621024
Rev. 1.7
128K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY
Revision
Rev. 1.0
Rev. 1.1
Rev. 1.2
Rev. 1.3
Rev. 1.4
Description
Issue Date
Initial Issue
Jul.25.2004
Revised sym. b of 32 pin 450mil SOP package outline dimension Jan.17.2007
in page 8
Added SL(C-grade) Spec.
Jun.14.2007
Revised I
SB
/I
DR(MAX.)
Aug.20.2008
Added SL(E/I-grade) Spec.
Deleted L Spec.
Revised I
SB1
/I
DR(MAX.)
Mar.30.2009
Added I
SB1
/I
DR
values when T
A
= 25
℃
and T
A
= 40
℃
Revised
FEATURES
&
ORDERING INFORMATION
Lead free and green package available
to
Green package
available
Added packing type in
ORDERING INFORMATION
Deleted T
SOLDER
in
ABSOLUTE MAXIMUN RATINGS
Sep.11.2009
Revised V
DR
May.7.2010
Revised
PACKAGE OUTLINE DIMENSION
in page
10/11/12/13
Aug.25.2010
Revised
ORDERING INFORMATION
in page 14
Revised
PACKAGE OUTLINE DIMENSION
in page 9
Rev. 1.5
Rev. 1.6
Rev. 1.7
5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.
TEL: 886-3-6668838
FAX: 886-3-6668836
Lyontek Inc.
reserves the rights to change the specifications and products without notice.
0