欢迎访问ic37.com |
会员登录 免费注册
发布采购

MV76100_1 参数 Datasheet PDF下载

MV76100_1图片预览
型号: MV76100_1
PDF下载: 下载PDF文件 查看货源
内容描述: 探索创新系列 [Discovery Innovation Series]
分类和应用:
文件页数/大小: 2 页 / 323 K
品牌: MARVELL [ MARVELL TECHNOLOGY GROUP LTD. ]
 浏览型号MV76100_1的Datasheet PDF文件第2页  
Marvell MV76100 SoC with Sheeva Technology
Discovery Innovation Series
PRODUCT OVERVIEW
The MV76100 is a high-performance, low-power, highly integrated processor with the Marvell
®
Sheeva™ CPU technology
included. The Sheeva core is an ARMv5TE-compliant CPU core. Built on Marvell’s innovative Discovery™ system controller
platform, the MV76100 is a complete system-on-chip (SoC) solution. Optimized for cost-sensitive applications, the
MV76100 is ideally suited to a wide range of applications ranging from small and medium business (SMB) routers, switches
and single board computers, to high-volume laser printer applications.
The MV76100 offers unparalleled integration that makes system design simple and cost efficient. The SoC integrates:
Dual-issue CPU with Vector Floating Point (VFP) support
600-800 MHz operating speed
32KB-Instruction and 32KB-Data 4-way, set-associative L1 cache
256KB unified 4-way, set-associative L2 cache
32-bit high bandwidth DDR2 memory interface (up to 800 MHz data rate)
Two Gigabit Ethernet MACs with interface options
Two PCI-Express ports (one port is x4 or Quad x1, second port is x1)
Three USB 2.0 ports with integrated PHYs
One SATA 2.0 port with integrated PHYs
Security engine
The innovative, on-chip crossbar architecture with any-to-any connectivity enables concurrent transactions among multiple
units that results in high system throughput allowing system designers to create high-performance scalable systems.
Tightly integrated CPU and memory controller significantly improves application performance.
BLOCK DIAGRAM
Sheeva™ CPU Core
Dual Issue w/FPU
32KB-I, 32KB-D
600-800MHz
256KB L2
DDR II
Controller
32-bit
DDR2-800
with ECC
2 x GE
MAC
PCI-E
SATA II
with PHY
3 x USB 2.0
with PHY
System Crossbar
PCI-E
x1
x 4 or
quad x 1
Security
Engine
4 IDMA
+ 2 XOR
Device bus
NAND, NOR
3 x UARTs
TWSI, SPI
32b
Fig 1. MV76100 SoC Block Diagram