Low-Noise, 5.5V-Input,
PWM Step-Down Regulator
MAX1692
Pin Description
PIN
1
2
3
4
5
6
7
NAME
IN
BP
GND
REF
FB
LIM
SYNC/
PWM
SHDN
LX
PGND
FUNCTION
Supply Voltage Input. Input range from +2.7V to +5.5V. Bypass with a 10µF capacitor.
Supply Bypass Pin. Internally connected to IN. Bypass with a 0.1µF capacitor.
Do not
connect to an
external power source other than IN.
Ground
1.25V, 1.2% Reference Output. Capable of delivering 50µA to external loads. Bypass with a 0.22µF capaci-
tor to GND.
Feedback Input
Current-Limit Select Input. Connect LIM to GND for 0.6A current limit or LIM to IN for 1.2A current limit.
Oscillator Sync and Low-Noise, Mode-Control Input.
SYNC/PWM = IN (Forced PWM Mode)
SYNC/PWM = GND (PWM/PFM Mode)
An external clock signal connected to this pin allows for LX switching synchronization.
Active-Low, Shutdown-Control Input. Reduces quiescent current to 0.1µA. In shutdown, output becomes
high impedance.
Inductor Connection to the Drains of the Internal Power MOSFETs
Power Ground
8
9
10
CHIP
SUPPLY
PFM CURRENT COMPARATOR
SHDN
10Ω
BP
MAX1692
IN
REF
REF
GND
12mV
120mV
LIM COMPARATOR
0.1X
1Ω
P
LX
SENSE FET
PWM
COMPARATOR
CONTROL AND
DRIVER LOGIC
FB
REF
PWM ON
SIGNAL
FB
ON
ON
REF
PFM
COMPARATOR
REF
OVERVOLTAGE
COMPARATOR
FB
NEGLIM
COMPARATOR
5mV IN PFM
ADJ. IN PWM
40mV
1Ω
PGND
RAMP
GEN
SYNC
CELL
PWM
SLOPE COMPENSATION
SENSE FET
0.1X
N
SYNC/
PWM
Figure 1. Simplified Functional Diagram
6
_______________________________________________________________________________________