欢迎访问ic37.com |
会员登录 免费注册
发布采购

MAX531BCSD 参数 Datasheet PDF下载

MAX531BCSD图片预览
型号: MAX531BCSD
PDF下载: 下载PDF文件 查看货源
内容描述: + 5V ,低功耗,电压输出,串行12位DAC [+5V, Low-Power, Voltage-Output, Serial 12-Bit DACs]
分类和应用:
文件页数/大小: 16 页 / 208 K
品牌: MAXIM [ MAXIM INTEGRATED PRODUCTS ]
 浏览型号MAX531BCSD的Datasheet PDF文件第4页浏览型号MAX531BCSD的Datasheet PDF文件第5页浏览型号MAX531BCSD的Datasheet PDF文件第6页浏览型号MAX531BCSD的Datasheet PDF文件第7页浏览型号MAX531BCSD的Datasheet PDF文件第9页浏览型号MAX531BCSD的Datasheet PDF文件第10页浏览型号MAX531BCSD的Datasheet PDF文件第11页浏览型号MAX531BCSD的Datasheet PDF文件第12页  
+5V, Low-Power, Voltage-Output
Serial 12-Bit DACs
MAX531/MAX538/MAX539
____________________Pin Description
PIN
MAX531
MAX538
MAX539
1
2
3
4
5
6
7
8
NAME
FUNCTION
_______________Detailed Description
General DAC Discussion
The MAX531/MAX538/MAX539 use an “inverted” R-2R
ladder network with a single-supply CMOS op amp to con-
vert 12-bit digital data to analog voltage levels (see
Functional Diagram).
The term “inverted” describes the
ladder network because the REFIN pin in current-output
DACs is the summing junction, or virtual ground, of an op
amp. However, such use would result in the output voltage
being the inverse of the reference voltage. The
MAX531/MAX538/MAX539’s topology makes the output
the same polarity as the reference input.
An internal reset circuit forces the DAC register to reset to
000 hex on power-up. Additionally, a clear
CLR
pin, when
held low, sets the DAC register to 000 hex.
CLR
operates
asynchronously and independently from the chip-select
(CS) pin.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
BIPOFF
DIN
CLR
SCLK
CS
DOUT
DGND
AGND
REFIN
REFOUT
V
SS
VOUT
V
DD
RFB
Bipolar Offset/Gain
Resistor
Serial Data Input
Clear. Asynchronously sets
DAC register to 000 hex.
Serial Clock Input
Chip Select, active low
Serial Data Output for
daisy-chaining
Digital Ground
Analog Ground
Reference Input
Reference Output,
2.048V
Negative Power Supply
DAC Output
Positive Power Supply
Feedback Resistor
Buffer Amplifier
The output buffer is a unity-gain stable, rail-to-rail output,
BiCMOS op amp. Input offset voltage and CMRR are
trimmed to achieve better than 12-bit performance.
Settling time is 25µs to 0.01% of final value. The settling
time is considerably longer when the DAC code is initially
set to 000 hex, because at this code the op amp is com-
pletely debiased. Start from code 001 hex if necessary.
The output is short-circuit protected and can drive a 2kΩ
load with more than 100pF load capacitance.
CS
t
CSH0
t
CSS
SCLK
t
DH
t
DS
DIN
t
DO
DOUT
t
CS1
t
CH
t
CL
t
CSH1
t
CSW
Figure 1. Timing Diagram
8
_______________________________________________________________________________________