MX25L1635D
DATA PROTECTION
TheMX25L1635Disdesignedtoofferprotectionagainstaccidentalerasureorprogrammingcausedbyspurioussystem
level signals that may exist during power transition. During power up the device automatically resets the state machine
in the Read mode. In addition, with its control register architecture, alteration of the memory contents only occurs after
successful completion of specific command sequences. The device also incorporates several features to prevent
inadvertent write cycles resulting from VCC power-up and power-down transition or system noise.
•
Power-on reset and tPUW: to avoid sudden power switch by system power supply transition, the power-on reset and
tPUW (internal timer) may protect the Flash.
• Validcommandlengthchecking:Thecommandlengthwillbecheckedwhetheritisatbytebaseandcompletedonbyte
boundary.
• Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other
command to change data. The WEL bit will return to reset stage under following situation:
-Power-up
- Write Disable (WRDI) command completion
- Write Status Register (WRSR) command completion
- Page Program (PP) command completion
- Sector Erase (SE) command completion
- Block Erase (BE) command completion
- Chip Erase (CE) command completion
•
•
Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing
allcommandsexceptReleasefromdeeppowerdownmodecommand(RDP)andReadElectronicSignaturecommand
(RES).
AdvancedSecurityFeatures:therearesomeprotectionandsecuruityfeatureswhichprotectcontentfrominadvertent
write and hostile access.
I. Block lock protection
- TheSoftwareProtectedMode(SPM)use(BP3,BP2,BP1,BP0)bitstoallowpartofmemorytobeprotectedasread
only. The proected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible
which may protect various area by setting value of BP0-BP3 bits.
Please refer to table of "protected area sizes".
- The Hardware Proteced Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the
system goes into four I/O read mode, the feature of HPM will be disabled.
P/N:PM1374
REV. 1.5, OCT. 01, 2008
10