欢迎访问ic37.com |
会员登录 免费注册
发布采购

MX26C1000APC-15 参数 Datasheet PDF下载

MX26C1000APC-15图片预览
型号: MX26C1000APC-15
PDF下载: 下载PDF文件 查看货源
内容描述: 1M - BIT [ 128K ×8 ] CMOS多时间可编程EPROM [1M-BIT [128K x 8] CMOS MULTIPLE-TIME-PROGRAMMABLE-EPROM]
分类和应用: 可编程只读存储器电动程控只读存储器
文件页数/大小: 16 页 / 87 K
品牌: MCNIX [ MACRONIX INTERNATIONAL ]
 浏览型号MX26C1000APC-15的Datasheet PDF文件第2页浏览型号MX26C1000APC-15的Datasheet PDF文件第3页浏览型号MX26C1000APC-15的Datasheet PDF文件第4页浏览型号MX26C1000APC-15的Datasheet PDF文件第5页浏览型号MX26C1000APC-15的Datasheet PDF文件第6页浏览型号MX26C1000APC-15的Datasheet PDF文件第7页浏览型号MX26C1000APC-15的Datasheet PDF文件第8页浏览型号MX26C1000APC-15的Datasheet PDF文件第9页  
INDEX
MX26C1000A
1M-BIT [128K x 8] CMOS
MULTIPLE-TIME-PROGRAMMABLE-EPROM
FEATURES
128K x 8 organization
+5V operating power supply
+12.75V program/erase voltage
Electric erase instead of UV light erase
Fast access time: 70/90/100/120/150 ns
Totally static operation
Completely TTL compatible
Operating current: 30mA
Standby current: 100uA
100 minimum erase/program cycles
Package type:
- 32 pin PDIP
Y
- 32 pin SOP
OG
L
- 32 pin PLCC
HNO
- 32 pin TSOP(I)
EC
GENERAL DESCRIPTION
The MX26C1000A is a 12.75V/5V, 1M-bit MTP
EPROM
TM
(Multiple Time Programmable Read Only
Memory). It is organized as 128K words by 8 bits per
word, operates from a + 5 volt supply, has a static
standby mode, and features fast address location
programming. It is designed to be reprogrammed and
erased by an EPROM programmer or on-board. All
programming/erasing signals are TTL levels, requiring a
D
NTE
E
PAT
T
single pulse. The MX26C1000A supports an intelligent
quick pulse programming algorithm which can result in a
programming time of less than 30 seconds.
This MTP EPROM
TM
is packaged in industry standard 32
pin dual-in-line packages, 32 pinPLCC packages or 32
pin TSOP packages and 32 pin SOP packages.
PIN CONFIGURATIONS
PGM
BLOCK DIAGRAM
CE
CONTROL
LOGIC
OUTPUT
BUFFERS
PDIP/SOP
VPP
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
Q0
Q1
Q2
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
PGM
NC
A14
A13
A8
A9
A11
OE
A10
CE
Q7
Q6
Q5
Q4
Q3
PLCC
VCC
VPP
A12
A15
A16
NC
Q0~Q7
OE
A7
A6
A5
A4
A3
A2
A1
A0
Q0
5
4
1
32
30
29
A14
A13
A8
A9
A0~A16
ADDRESS
INPUTS
.
.
.
.
.
.
.
.
Y-DECODER
.
.
.
.
.
.
.
.
Y-SELECT
MX26C1000A
9
MX26C1000A
25
A11
OE
A10
CE
X-DECODER
1M BIT
CELL
MAXTRIX
13
14
Q1
Q2
GND
17
Q3
Q4
Q5
21
20
Q6
Q7
VCC
GND
VPP
TSOP
A3
A2
A1
A0
Q0
Q1
Q2
GND
Q3
Q4
Q5
Q6
Q7
CE
A10
OE
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
A4
A5
A6
A7
A12
A15
A16
VPP
VCC
PGM
NC
A14
A13
A8
A9
A11
PIN DESCRIPTION
SYMBOL
A0~A16
Q0~Q7
CE
OE
VPP
NC
VCC
GND
PIN NAME
Address Input
Data Input/Output
Chip Enable Input
Output Enable Input
Program Supply Voltage
No Internal Connection
Power Supply Pin (+5V)
Ground Pin
MX261000A
P/N: PM0454
Patent#: US#5,526,307
1
REV.1.5, FEB 10, 1998